www.Datasheet-PDF.com

74ALVC162838 Datasheet PDF

74ALVC162838
Fairchild Semiconductor

Part Number 74ALVC162838
Description Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs
Page 6 Pages
74ALVC162838 datasheet pdf
Download PDF for PC
74ALVC162838 pdf
View HTML (Mobile)
November 2001
Revised November 2001
74ALVC162838
Low Voltage 16-Bit Selectable Register/Buffer
with 3.6V Tolerant Inputs/Outputs
and 26Series Resistors in the Outputs
General Description
The ALVC162838 contains sixteen non-inverting selectable
buffered or registered paths. The device can be configured
to operate in a registered, or flow through buffer mode by
utilizing the register enable (REGE) and Clock (CLK) sig-
nals. The device operates in a 16-bit word wide mode. All
outputs can be placed into 3-State through the use of the
OE pin. These devices are ideally suited for buffered or
registered 168 pin and 200 pin SDRAM DIMM memory
modules.
The 74ALVC162838 is designed for low voltage (1.65V to
3.6V) VCC applications with I/O compatibility up to 3.6V.
The ALVC162838 is also designed with 26series resis-
tors in the outputs. This design reduces line noise in appli-
cations such as memory address drivers, clock drivers, and
bus transceivers/transmitters.
The 74ALVC162838 is fabricated with an advanced CMOS
technology to achieve high speed operation while maintain-
ing low CMOS power dissipation.
Features
s Compatible with PC100 and PC133 DIMM module
specifications
s 1.65V–3.6V VCC supply operation
s 3.6V tolerant inputs and outputs
s 26series resistors in the outputs
s tPD (CLK to On)
4.4 ns max for 3.0V to 3.6V VCC
5.9 ns max for 2.3V to 2.7V VCC
9.8 ns max for 1.65V to 1.95V VCC
s Power-off high impedance inputs and outputs
s Supports live insertion and withdrawal (Note 1)
s Uses patented noise/EMI reduction circuitry
s Latchup conforms to JEDEC JED78
s ESD performance:
Human body model > 2000V
Machine model > 200V
Note 1: To ensure the high-impedance state during power up or power
down, OE should be tied to VCC through a pull-up resistor. The minimum
value of the resistor is determined by the current -sourcing capability of the
driver.
Ordering Code:
Ordering Code Package Number
Package Descriptions
74ALVC162838T
MTD48
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter Xto the ordering code.
Logic Symbol
Pin Descriptions
Pin Names
OE
I0I15
O0O15
CLK
REGE
Description
Output Enable Input (Active LOW)
Inputs
Outputs
Clock Input
Register Enable Input
© 2001 Fairchild Semiconductor Corporation DS500711
www.fairchildsemi.com

















No preview available


74ALVC162838 datasheet pdf
Download PDF for PC
74ALVC162838 pdf
View HTML (Mobile)

Related : Start with 74ALVC16283 Part Numbers by
74ALVC162834A 18-bit registered driver with inverted register enable and 30ohm termination resistors 3-State 74ALVC162834A
NXP
74ALVC162834A pdf
74ALVC162835 Low Voltage 18-Bit Universal Bus Driver with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in Outputs 74ALVC162835
Fairchild Semiconductor
74ALVC162835 pdf
74ALVC162835A 18-bit registered driver 74ALVC162835A
NXP
74ALVC162835A pdf
74ALVC162836A 20-bit registered driver with inverted register enable and 30ohm termination resistors 3-State 74ALVC162836A
NXP
74ALVC162836A pdf
74ALVC162838 Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs 74ALVC162838
Fairchild Semiconductor
74ALVC162838 pdf
74ALVC162839 Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs 74ALVC162839
Fairchild Semiconductor
74ALVC162839 pdf



Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact