

P-Channel 30-V (D-S) MOSFET

PRODUCT SUMMARY

V_{DS} (V)	$r_{DS(on)}$ (Ω)	I_D (A)
- 30	0.016 at $V_{GS} = - 10$ V	- 10.6
	0.026 at $V_{GS} = - 4.5$ V	- 8.3

FEATURES


- TrenchFET® Power MOSFET
- ESD Protected: 2500 V

APPLICATIONS


- Battery and Load Switching
- Notebook



RoHS*
COMPLIANT



Ordering Information: Si4441EDY-T1
Si4441EDY-T1-E3 (Lead (Pb)-free)



ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$, unless otherwise noted

ABSOLUTE MAXIMUM RATINGS $T_A = 25\text{ }^{\circ}\text{C}$, unless otherwise noted					
Parameter		Symbol	10 secs	Steady State	Unit
Drain-Source Voltage		V_{DS}	- 30		V
Gate-Source Voltage		V_{GS}	± 20		
Continuous Drain Current ($T_J = 150\text{ }^{\circ}\text{C}$) ^a	$T_A = 25\text{ }^{\circ}\text{C}$	I_D	- 10.6	- 8.1	A
	$T_A = 70\text{ }^{\circ}\text{C}$		- 8.5	- 6.5	
Pulsed Drain Current		I_{DM}	- 40		
Continuous Source Current (Diode Conduction) ^a		I_S	- 2.1	- 1.3	
Maximum Power Dissipation ^a	$T_A = 25\text{ }^{\circ}\text{C}$	P_D	2.5	1.5	W
	$T_A = 70\text{ }^{\circ}\text{C}$		1.6	0.9	
Operating Junction and Storage Temperature Range		T_J, T_{stg}	- 55 to 150		$^{\circ}\text{C}$

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	R_{thJA}	37	50	$^\circ\text{C/W}$
		70	85	
Maximum Junction-to-Foot (Drain)	R_{thJF}	16	20	

Notes:

a. Surface Mounted on 1" x 1" FR4 Board.

* Pb containing terminations are not RoHS compliant, exemptions may apply.



SPECIFICATIONS $T_J = 25\text{ }^{\circ}\text{C}$, unless otherwise noted						
Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}$, $I_D = -250\text{ }\mu\text{A}$	-1.0		-3.0	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 10\text{ V}$			± 20	μA
		$V_{DS} = 0\text{ V}$, $V_{GS} = \pm 20\text{ V}$			± 1	mA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -30\text{ V}$, $V_{GS} = 0\text{ V}$			-1	μA
		$V_{DS} = -30\text{ V}$, $V_{GS} = 0\text{ V}$, $T_J = 55\text{ }^{\circ}\text{C}$			-5	
On-State Drain Current ^a	$I_{D(on)}$	$V_{DS} \leq -5\text{ V}$, $V_{GS} = -10\text{ V}$	-40			A
Drain-Source On-State Resistance ^a	$r_{DS(on)}$	$V_{GS} = -10\text{ V}$, $I_D = -10.6\text{ A}$		0.013	0.016	Ω
		$V_{GS} = -4.5\text{ V}$, $I_D = -8.3\text{ A}$		0.020	0.026	
Forward Transconductance ^a	g_{fs}	$V_{DS} = -15\text{ V}$, $I_D = -10.6\text{ A}$		43		S
Diode Forward Voltage ^a	V_{SD}	$I_S = -2.1\text{ A}$, $V_{GS} = 0\text{ V}$		-0.8	-1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = -15\text{ V}$, $V_{GS} = -10\text{ V}$, $I_D = -10.6\text{ A}$		45.5	70	nC
Gate-Source Charge	Q_{gs}			6.5		
Gate-Drain Charge	Q_{gd}			12.5		
Turn-On Delay Time	$t_{d(on)}$	$V_{DD} = -15\text{ V}$, $R_L = 15\text{ }\Omega$ $I_D \cong -1\text{ A}$, $V_{GEN} = -10\text{ V}$, $R_G = 6\text{ }\Omega$		5	8	ns
Rise Time	t_r			11	20	
Turn-Off Delay Time	$t_{d(off)}$			45	70	
Fall Time	t_f			35	55	

Notes:

a. Pulse test; pulse width $\leq 300\text{ }\mu\text{s}$, duty cycle $\leq 2\%$.






b. Guaranteed by design, not subject to production testing.






Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS $25\text{ }^{\circ}\text{C}$, unless noted





TYPICAL CHARACTERISTICS 25 °C, unless noted



TYPICAL CHARACTERISTICS 25 °C, unless noted



TYPICAL CHARACTERISTICS 25 °C, unless noted



Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <http://www.vishay.com/ppg?72133>.