

GENERAL DESCRIPTION

The CM6803A is the Green-Mode PFC/PWM Combo controller for Standby in LCD power. For the LCD power supply, its input current shaping PFC performance could be very close to the performance of the CM6800 or ML4800 leading edge modulation average current topology.

CM6803A offers the use of smaller, lower cost bulk capacitors, reduces power line loading and stress on the switching FETs, and results in a power supply fully compliant to IEC1000-3-2 specifications. The CM6803A / CM6808A includes circuits for the implementation of a leading edge, input current shaping technique “boost” type PFC and a trailing edge, PWM.

The CM6803A's PFC and PWM operate at the same frequency, 67.5kHz. A PFC OVP comparator shuts down the PFC section in the event of a sudden decrease in load. The PFC section also includes peak current limiting for enhanced system reliability.

The PWM has the Green Mode Functions. PWM Green Mode will happen when the PWMCOMP (PWM Comparator) Duty Cycle is less than ~ 6%, in the next cycle, the PWMOUT pulse will be removed until PWMCOMP Duty Cycle is greater than 6%, then the next cycle, PWMOUT pulse appears.

PFC has a smart I/O pin which can sense the remote on/off signal and generate a high level voltage to turn on the DC-DC stage.


FEATURES

- ◆ Patent Filed #5,565,761, #5,747,977, #5,742,151, #5,804,950, #5,798,635
- ◆ The PWM has the Green Mode to meet blue angel and energy star spec.
- ◆ 10-Pin SOIC package
- ◆ PWM pulse skipping for the green mode
- ◆ Use RAC as the Startup resistor which can be > 2000K or higher at IAC pin
- ◆ It can use the HV bipolar to start up the chip and it helps green mode.
- ◆ Easy to configure into Boost Follower
- ◆ Enable lowest BOM for power supply with PFC
- ◆ Internally synchronized PFC and PWM in one IC
- ◆ Patented slew rate enhanced voltage error amplifier with advanced input current shaping technique
- ◆ Universal Line Input Voltage
- ◆ CCM boost or DCM boost with leading edge modulation PFC using Input Current Shaping Technique
- ◆ Feedforward IAC pin to do the automatic slope compensation
- ◆ PFCOVP, VCCOVP, Precision -1V PFC ILIMIT, PFC Tri-Fault Detect comparator to meet UL1950
- ◆ Low supply currents; start-up: 100uA typical, operating current: 2mA typical.
- ◆ Synchronized leading PFC and trailing edge modulation PWM to reduce ripple current in the storage capacitor between the PFC and PWM sections and to reduce switching noise in the system
- ◆ High efficiency trailing-edge current mode PWM
- ◆ Exact 50% PWM maximum duty cycle
- ◆ UVLO, REFOK, and brownout protection
- ◆ Digital PFC and PWM soft start, ~10mS
- ◆ Precision PWM 1.5V current limit for current mode operation
- ◆ Smart I/O to sense remote on/off signal and Turn on PFC stage
- ◆ Smart I/O also can be generated a high level voltage for the next power stage turn on signal.

APPLICATIONS

- ◆ LCD Standby Power

PIN CONFIGURATION

10 Pin SSOP (R10)
Top View


PIN DESCRIPTION

Pin No.	Symbol	Description	Operating Voltage			
			Min.	Typ.	Max.	Unit
1	GND	Ground				
2	IAC	Feedforward input to do slope compensation and to start up the system. During the start up, IAC is connected to VCC until VCC is greater than 13V.	0		1	V
3	ISENSE	Current sense input to the PFC current limit comparator	-5		0.7	V
4	VEAO	PFC transconductance voltage error amplifier output	0		6	V
5	V _{FB}	PFC transconductance voltage error amplifier input	0	2.5	3	V
6	V + I	PWM current limit comparator input	0		1.5	V
7	Smart I/O	It can sense a signal above 0.5V to turn on the PFC then to provide a high level signal about 2.6V output signal	0		VCC	V
8	VCC	Positive supply	10		18	V
9	PFC OUT	PFC driver output	0		VCC	V
10	PWM OUT	PWM driver output	0		VCC	V


ORDERING INFORMATION

Part Number	Operation Frequency	Initial Accuracy (KHz)			Temperature Range	Package
		Min	Typ	Max		
CM6803A/AG*	F _{pwm} = F _{pfc} = 67.5KHz	60	67	74	-40°C to 125°C	10 Pin SSOP(R10)

Note:

- 1.G : Suffix for Pb Free Product
- 2.Initial Accuracy : T_A=25°C

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Absolute Maximum ratings are those values beyond which the device could be permanently damaged.

Parameter	Min.	Max.	Units
V _{CC} MAX		20	V
IAC (after start up)	GND-0.3	1.0	V
I _{SENSE} Voltage	-5	0.7	V
PFC OUT	GND – 0.3	VCC + 0.3	V
PWM OUT	GND – 0.3	VCC + 0.3	V
VEAO	0	6.3	V
Smart I/O	GND – 0.3	VCC + 0.3	V
Voltage on Any Other Pin	GND-0.3	VCC + 0.3	V
Peak PFC OUT Current, Source or Sink		0.5	A
Peak PWM OUT Current, Source or Sink		0.5	A
PFC OUT, PWM OUT Energy Per Cycle		1.5	μJ
Junction Temperature		150	°C
Storage Temperature Range	-65	150	°C
Operating Temperature Range	-40	125	°C
Lead Temperature (Soldering, 10 sec)		260	°C
Thermal Resistance (θ _{JA})		80	°C/W

ELECTRICAL CHARACTERISTICS Unless otherwise stated, these specifications apply $V_{CC}=+14V$,

 T_A =Operating Temperature Range (Note 1)


Symbol	Parameter	Test Conditions	CM6803A			Unit
			Min.	Typ.	Max.	
Voltage Error Amplifier (g _{mv})						
	Input Voltage Range		0		5	V
	Transconductance	V _{NONINV} = V _{INV} , VEAO = 3.75V	30	65	90	μmho
	Feedback Reference Voltage		2.43	2.5	2.56	V
	Input Bias Current	Note 2		-0.5	-1.0	μA
	Output High Voltage		5.8	6.0		V
	Output Low Voltage			0.1	0.4	V
	Sink Current	V _{FB} = 3V, VEAO = 6V		-35	-20	μA
	Source Current	V _{FB} = 1.5V, VEAO = 1.5V	30	40		μA
	Open Loop Gain		50	60		dB
	Power Supply Rejection Ratio	11V < V _{CC} < 16.5V	50	60		dB
IAC						
	Input Impedance	ISENSE = 0V, T _A =25°C	35	40	45	K
VCC OVP Comparator						
	Threshold Voltage		17.3	17.9	18.5	V
	Hysteresis		1.3	1.5	1.75	V
PFC OVP Comparator						
	Threshold Voltage		2.64	2.77	2.85	V
	Hysteresis		230		300	mV
PFC I _{LIMIT} Comparator						
	Threshold Voltage		-1.1	-1	-0.9	V
	Delay to Output			150	300	ns
V _{IN} OK Comparator						
	Threshold Voltage		2.30	2.45	2.55	V
	Hysteresis		1.65	1.75	1.85	V
PWM Digital Soft Start						
	Digital Soft Start Timer (Note 2)	Right After Start Up		10		ms
V + I Comparator						
	Threshold Voltage	Normal operation without soft start	1.38	1.5	1.62	V
	Delay to Output (Note 2)			150	300	Ns
	Threshold Voltage	During soft start condition	100	150	200	mV
PFC Tri-Fault Detect Comparator						
	Fault Detect HIGH		2.70	2.77	2.85	V
	Time to Fault Detect HIGH	V _{FB} =V _{FAULT DETECT LOW} to V _{FB} = OPEN, 470pF from V _{FB} to GND		2	4	ms
	Fault Detect LOW		0.4	0.5	0.6	V
Smart Detect Comparator						
	PFCout turn on	Sweep Smart I/O		0.5V		V
	Output a trigger signal	Measure Smart I/O		2.6		V

ELECTRICAL CHARACTERISTICS (Conti.)Unless otherwise stated, these specifications apply **V_{CC}=+14V, T_A=Operating Temperature Range (Note 1)**

Symbol	Parameter	Test Conditions	CM6803A			Unit
			Min.	Typ.	Max.	
Oscillator						
	Voltage Stability	10V < V _{CC} < 15V		1		%
	Temperature Stability			2		%
	Total Variation	Line, Temp	60	67	74.5	kHz
	PFC Dead Time (Note 2)		0.3	0.45	0.65	us
PFC						
	Minimum Duty Cycle	I _{AC} =100uA, V _{FB} =2.55V, I _{SENSE} = 0V			1	%
	Maximum Duty Cycle	I _{AC} =0uA, V _{FB} =2.0V, I _{SENSE} = 0V	90	95		%
	Output Low Rdson			15	22.5	ohm
	Output Low Voltage	I _{OUT} = -100mA		0.8	1.5	V
		I _{OUT} = -10mA, V _{CC} = 8V		0.4	0.8	V
	Output High Rdson			30	45	ohm
	Output High Voltage	I _{OUT} = 100mA, V _{CC} = 15V	13.5	14.2		V
	Rise/Fall Time (Note 2)	C _L = 1000pF		50		ns
PWM						
	Duty Cycle Range	IC	0-46		0-50	%
	Output Low Rdson			15	22.5	ohm
	Output Low Voltage	I _{OUT} = -100mA		0.8	1.5	V
		I _{OUT} = -10mA, V _{CC} = 8V		0.7	1.5	V
	Output High Rdson			30	45	ohm
	Output High Voltage	I _{OUT} = 100mA, V _{CC} = 15V	13.5	14.2		V
	Rise/Fall Time (Note 2)	C _L = 1000pF		50		ns
Supply						
	Start-Up Current	V _{CC} = 11V, C _L = 0		100	150	uA
	Operating Current	V _{CC} = 15V, C _L = 0		2	4.0	mA
	Undervoltage Lockout Threshold		12.35	13	13.65	V
	Undervoltage Lockout Hysteresis		2.7	3	3.3	V

Note 1: Limits are guaranteed by 100% testing, sampling, or correlation with worst-case test conditions.

Note 2: Guaranteed by design, not 100% production test.

TYPICAL PERFORMANCE CHARACTERISTIC**Voltage Error Amplifier (g_{mv}) Transconductance**

Functional Description

The CM6803A consists of an ICST (Input Current Shaping Technique), CCM (Continuous Conduction Mode) or DCM (Discontinuous Conduction Mode) boost PFC (Power Factor Correction) front end and a synchronized PWM (Pulse Width Modulator) back end. The CM6803A is designed to replace FAN6803 (8 pin SOP package), which is the second generation of the ML4803 with 8 pin package and added the remote on/off control pin. It is distinguished from earlier combo controllers by its low count, innovative input current shaping technique, and very low start-up and operating currents. The PWM section is dedicated to peak current mode operation. It uses conventional trailing-edge modulation, while the PFC uses leading-edge modulation. This patented Leading Edge/Trailing Edge (LETE) modulation technique helps to minimize ripple current in the PFC DC buss capacitor.

The main improvements from ML4803 are:

1. Add Green Mode Functions for both PFC and PWM
2. Remove the one pin error amplifier and add back the slew rate enhancement gm_v, which is using voltage input instead of current input. This transconductance amplifier will increase the transient response 5 to 10 times from the conventional OP
3. VFB PFC OVP comparator
4. PFC Tri-Fault Detect for UL1950 compliance and enhanced safety
5. A feedforward signal from IAC pin is added to do the automatic slope compensation. This increases the signal to noise ratio during the light load; therefore, THD is improved at light load and high input line voltage.
6. CM6803A does not require the bleed resistor and it uses the more than 800k ohm resistor between IAC pin and rectified line voltage to feed the initial current before the chip wakes up.
7. VINOK comparator is added to guaranteed PWM cannot turn on until VFB reaches 2.5V in which PFC boost output is about steady state, typical 380V.
8. A 10mS digital PWM soft start circuit is added
9. 10 pin SOP package
10. No internal Zener but with VCCOVP comparator

The CM6803A operates both PFC and PWM sections at 67kHz. This allows the use of smaller PWM magnetic and output filter components, while minimizing switching losses in the PFC stage.

Several protection features have been built into the CM6803A. These include soft-start, redundant PFC overvoltage protection, PFC Tri-Fault Detect, VINOK, peak current limiting, duty cycle limiting, under-voltage lockout, reference ok comparator and VCCOVP.

Detailed Pin Descriptions

IAC (Pin 2)

Typically, it has a feedforward resistor, RAC, 2KK~10KK ohm resistor connected between this pin and rectified line input voltage.

This pin serves 2 purposes:

- 1.) During the startup condition, it supplies the startup current; therefore, the system does not require additional bleed resistor to start up the chip.
- 2.) The current of RAC will program the automatic slope compensation for the system. This feedforward signal can increase the signal to noise ratio for the light load condition or the high input line voltage condition.

Optional Resistor between IAC and VCC:

This resistor is about 100K ohm, it can improve the THD of the input current at high line and light load

ISENSE (Pin 3)

This pin ties to a resistor which senses the PFC input current. This signal should be negative with respect to the IC ground. It internally feeds the pulse-by-pulse current limit comparator and the current sense feedback signal. The ILIMIT trip level is -1V. The ISENSE feedback is internally multiplied by a gain of four and compared against the internal programmed ramp to set the PFC duty cycle. The intersection of the boost inductor current downslope with the internal programming ramp determines the boost off-time.

It requires a RC filter between ISENSE and PFC boost sensing resistor.

VEAO (Pin 4)

This is the PFC slew rate enhanced transconductance amplifier output which needs to be connected with a compensation network Ground.

VFB (Pin 5)

Besides this is the PFC slew rate enhanced transconductance input, it also ties to a couple of protection comparators, PFCOVP, and PFC Tri-Fault Detect

V + I (Pin 6)

This pin is tied to the primary side PWM current sense resistor or transformer. It provides the internal pulse-by-pulse current limit for the PWM stage (which occurs at 1.5V) and the peak current mode feedback path for the current mode control of the PWM stage. Besides current information, the optocouple also goes into V + I pin. Therefore, it is the SUM Amplifier input.

Soft Start can be triggered by the following conditions:

- 1.) During the startup (VCC is less than 10V)

Smart I/O (Pin 7)

This pin is to monitor the remote on/off signal from outside controller. Smart I/O monitors the current which is translated by the photocouple output voltage. When the output is high level, photocouple will provide a current and charge Smart I/O internal resistor 2k ohm to 0.5V then turn on the PFC.

When Smart I/O is equal to 0.5V, the internal switch will transfer to 12k ohm resistor, then generate a high level voltage larger than 0.5V. We can use this high voltage to turn on the next DC-DC stage. PFCOUT will be turned off due the smart I/O voltage is below 0.5V.

VCC (Pin 8)

VCC is the power input connection to the IC. The VCC start-up current is 100uA. The no-load ICC current is 2mA. VCC quiescent current will include both the IC biasing currents and the PFC and PWM output currents. Given the operating frequency and the MOSFET gate charge (Qg), average PFC and PWM output currents can be calculated as $I_{OUT} = Q_g \times F$. The average magnetizing current required for any gate drive transformers must also be included. The VCC pin is also assumed to be proportional to the PFC output voltage. Internally it is tied to the VCC OVP comparator (17.9V) providing redundant high-speed over-voltage protection (OVP) of the PFC stage. VCC also ties internally to the UVLO circuitry and VREFOK comparator, enabling the IC at 13V and disabling it at 10V. VCC must be bypassed with a high quality ceramic bypass capacitor placed as close as possible to the IC. Good bypassing is critical to the proper operation of the CM6803A.

VCC is typically produced by an additional winding off the boost inductor or PFC Choke, providing a voltage that is proportional to the PFC output voltage. Since the VCC OVP max voltage is 17.9V, an internal shunt limits VCC overvoltage to an acceptable value. An external clamp, such as shown in Figure 1, is desirable but not necessary.




Figure 1. Optional VCC Clamp

This limits the maximum VCC that can be applied to the IC while allowing a VCC which is high enough to trip the VCC OVP. An RC filter at VCC is required between boost trap winding and VCC.

PFCOUT (Pin 9) and PWM OUT (Pin 10)

PFC OUT and PWM OUT are the high-current power driver capable of directly driving the gate of a power MOSFET with peak currents up to -1A and +0.5A. Both outputs are actively held low when VCC is below the UVLO threshold level which is 15V or VREFOK comparator is low.

Power Factor Correction

Power factor correction makes a nonlinear load look like a resistive load to the AC line. For a resistor, the current drawn from the line is in phase with and proportional to the line voltage, so the power factor is unity (one). A common class of nonlinear load is the input of most power supplies, which use a bridge rectifier and capacitive input filter fed from the line. The peak-charging effect, which occurs on the input filter capacitor in these supplies, causes brief high-amplitude pulses of current to flow from the power line, rather than a sinusoidal current in phase with the line voltage. Such supplies present a power factor to the line of less than one (i.e. they cause significant current harmonics of the power line frequency to appear at their input). If the input current drawn by such a supply (or any other nonlinear load) can be made to follow the input voltage in instantaneous amplitude, it will appear resistive to the AC line and a unity power factor will be achieved.

To hold the input current draw of a device drawing power from the AC line in phase with and proportional to the input voltage, a way must be found to prevent that device from loading the line except in proportion to the instantaneous line voltage. The PFC section of the CM6803A uses a boost-mode DC-DC converter to accomplish this. The input to the converter is the full wave rectified AC line voltage. No bulk filtering is applied following the bridge rectifier, so the input voltage to the boost converter ranges (at twice line frequency) from zero volts to the peak value of the AC input and back to zero.

By forcing the boost converter to meet two simultaneous conditions, it is possible to ensure that the current draws from the power line matches the instantaneous line voltage. One of these conditions is that the output voltage of the boost converter must be set higher than the peak value of the line voltage. A commonly used value is 385VFB, to allow for a high line of 270VAC_{rms}. The other condition is that the current that the converter is allowed to draw from the line at any given instant must be proportional to the line voltage.

PFC Control: Leading Edge Modulation with Input Current Shaping Technique (I.C.S.T.)

The only differences between the conventional PFC control topology and I.C.S.T. is:

the current loop of the conventional control method is a close loop method and it requires a detail understanding about the system loop gain to design. With I.C.S.T., since the current loop is an open loop, it is very straightforward to implement it.

The end result of the any PFC system, the power supply is like a pure resistor at low frequency. Therefore, current is in phase with voltage.

In the conventional control, it forces the input current to follow the input voltage. In CM6803A, the chip thinks if a boost converter needs to behave like a low frequency resistor, what the duty cycle should be.

The following equations is CM6803A try to achieve:

$$R_e = V_{in} / I_{in} \quad (1)$$

$$\bar{I}_l = I_{in} \quad (2)$$

Equation 2 means: average boost inductor current equals to input current.

$$\therefore V_{in} \times \bar{I}_l \approx V_{out} \times \bar{I}_d \quad (3)$$

Therefore, input instantaneous power is about to equal to the output instantaneous power.

For steady state and for the each phase angle, boost converter DC equation at continuous conduction mode is:

$$V_{out} / V_{in} = 1 / (1 - d) \quad (4)$$

Rearrange above equations, (1), (2), (3), and (4) in term of V_{out} and d , boost converter duty cycle and we can get average boost diode current equation (5):

$$\bar{I}_d = (1 - d)^2 \times V_{out} / R_e \quad (5)$$

Also, the average diode current can be expressed as:

$$\bar{I}_d = \frac{1}{T_{sw}} \int_0^{T_{off}} I_d(t) \cdot dt \quad (6)$$

If the value of the boost inductor is large enough, we can assume $I_d(t) \sim I_d$. It means during each cycle or we can say during the sampling, the diode current is a constant.

Therefore, equation (6) becomes:

$$\bar{I}_d = I_d \times t_{off} / T_{sw} = I_d \times d' = I_d \times (1 - d) \quad (7)$$

Combine equation (7) and equation (5), and we get:

$$\begin{aligned} I_d \times d' &= (d')^2 \times V_{out} / R_e \\ \therefore I_d &= d' \times V_{out} / R_e \\ \therefore I_d &= \frac{V_{out}}{R_e} \times \frac{t_{off}}{T_{sw}} \end{aligned} \quad (8)$$

From this simple equation (8), we implement the PFC control section of the CM6803A.

Leading/Trailing Modulation

Conventional Pulse Width Modulation (PWM) techniques employ trailing edge modulation in which the switch will turn ON right after the trailing edge of the system clock. The error amplifier output is then compared with the modulating ramp. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned OFF. When the switch is ON, the inductor current will ramp up. The effective duty cycle of the trailing edge modulation is determined during the ON time of the switch. Figure 2 shows a typical trailing edge control scheme.

In case of leading edge modulation, the switch is turned OFF right at the leading edge of the system clock. When the modulating ramp reaches the level of the error amplifier output voltage, the switch will be turned ON. The effective duty-cycle of the leading edge modulation is determined during OFF time of the switch. Figure 3 shows a leading edge control scheme.




Figure 2. Typical Trailing Edge Control Scheme.

One of the advantages of this control technique is that it required only one system clock. Switch 1(SW1) turns OFF and switch 2 (SW2) turns ON at the same instant to minimize the momentary "no-load" period, thus lowering ripple voltage generated by the switching action. With such synchronized switching, the ripple voltage of the first stage is reduced. Calculation and evaluation have shown that the 120Hz component of the PFC's output ripple voltage can be reduced by as much as 30% using this method, substantially reducing dissipation in the high-voltage PFC capacitor.

Typical Applications

PFC Section:

PFC Voltage Loop Error Amp, VEO

The ML4803 utilizes an one pin voltage error amplifier in the PFC section (VEAO). In the CM6803A, it is using the slow rate enhanced transconductance amplifier, which is the same as error amplifier in the CM6800. The unique transconductance profile can speed up the conventional transient response by 10 times. The internal reference of the VEO is 2.5V. The input of the VEO is VFB pin.

PFC Voltage Loop Compensation

The voltage-loop bandwidth must be set to less than 120Hz to limit the amount of line current harmonic distortion. A typical crossover frequency is 30Hz.

The Voltage Loop Gain (S)

$$= \frac{\Delta V_{OUT}}{\Delta V_{EAO}} * \frac{\Delta V_{FB}}{\Delta V_{OUT}} * \frac{\Delta V_{EAO}}{\Delta V_{FB}}$$

$$\approx \frac{P_{IN} * 2.5V}{V_{OUTDC}^2 * \Delta V_{EAO} * S * C_{DC}} * G_{MV} * Z_{CV}$$

Z_{CV} : Compensation Net Work for the Voltage Loop

G_{MV} : Transconductance of VEO

P_{IN} : Average PFC Input Power

V_{OUTDC} : PFC Boost Output Voltage; typical designed value is 380V.

C_{DC} : PFC Boost Output Capacitor

ΔV_{EAO} : This is the necessary change of the VEO to deliver the designed average input power. The average value is $6V-3V=3V$ since when the input line voltage increases, the delta VEO will be reduced to deliver the same to the output. To over compensate, we choose the delta VEO is 3V.

Internal Voltage Ramp

The internal ramp current source is programmed by way of VEO pin voltage. When VEO increases the ramp current source is also increase. This current source is used to develop the internal ramp by charging the internal 30pF +12/-10% capacitor. The frequency of the internal programming ramp is set internally to 67kHz.

Design PFC ISENSE Filtering

ISENSE Filter, the RC filter between Rs and ISENSE:

There are 2 purposes to add a filter at ISENSE pin:

- 1.) Protection: During start up or inrush current conditions, it will have a large voltage cross Rs, which is the sensing resistor of the PFC boost converter. It requires the ISENSE Filter to attenuate the energy.
- 2.) Reduce L, the Boost Inductor: The ISENSE Filter also can reduce the Boost Inductor value since the ISENSE Filter behaves like an integrator before going ISENSE which is the input of the current error amplifier, IEAO.




Figure 3 Typical Leading Edge Control Scheme

The I_{SENSE} Filter is a RC filter. The resistor value of the I_{SENSE} Filter is between 100 ohm and 50 ohm. By selecting R_{FILTER} equal to 50 ohm will keep the offset of the IEAO less than 5mV. Usually, we design the pole of I_{SENSE} Filter at $f_{pfc}/6$, one sixth of the PFC switching frequency. Therefore, the boost inductor can be reduced 6 times without disturbing the stability. Therefore, the capacitor of the I_{SENSE} Filter, C_{FILTER} , will be around 283nF.

IAC, R_{AC} , Automatic Slope Compensation, DCM at high line and light load, and Startup current

There are 4 purposes for IAC pin:

- 1.) For the leading edge modulation, when the duty cycle is less than 50%, it requires the similar slope compensation, as the duty cycle of the trailing edge modulation is greater than 50%. In the CM6803A, it is a relatively easy thing to design. Use an more than 2KK ohm resistor, R_{AC} to connect IAC pin and the rectified line voltage. It will do the automatic slope compensation. If the input boost inductor is too small, the R_{AC} may need to be reduced more.
- 2.) During the startup period, R_{AC} also provides the initial startup current, 100uA; therefore, the bleed resistor is not needed.
- 3.) Since IAC pin with R_{AC} behaves as a feedforward signal, it also enhances the signal to noise ratio and the THD of the input current.
- 4.) It also will try to keep the maximum input power to be constant. However, the maximum input power will still go up when the input line voltage goes up.

Start Up of the system, UVLO, VREFOK and Soft Start

During the Start-up period, R_{AC} resistor will provide the start up current~100uA from the rectified line voltage to IAC pin. Inside of CM6803A during the start-up period, IAC is connected to VCC until the VCC reaches UVLO voltage which is 13V (UVB) and internal reference voltage is stable, it will disconnect itself from VCC. During the Start up, the soft start function is triggered and the duration of the soft start will last around 10mS.

PFC section wakes up after Start up period

After Start up period, PFC section will softly start since VEAO is zero before the start-up period. Since VEAO is a slew rate enhanced transconductance amplifier (see figure 3), VEAO has a high impedance output like a current source and it will slowly charge the compensation net work which needs to be designed by using the voltage loop gain equation.

Before PFC boost output reaches its design voltage, it is around 380V and VFB reaches 2.5V, PWM section is off.

PWM section wakes up after PFC reaches steady state

PWM section is off all the time before PFC VFB reaches 2.45V. Then internal 10mS digital PWM soft start circuit slowly ramps up the soft-start voltage.

PFC OVP Comparator

PFC OVP Comparator sense VFB pin which is the same the voltage loop input. The good thing is the compensation network is connected to VEAO. The PFC OVP function is a relative fast OVP. It is not like the conventional error amplifier which is an operational amplifier and it requires a local feedback and it make the OVP action becomes very slow.

The threshold of the PFC OVP is $2.5V+10\% = 2.75V$ with 250mV hysteresis.

PFC Tri-Fault Detect Comparator

To improve power supply reliability, reduce system component count, and simplify compliance to UL1950 safety standards, the CM6803A includes PFC Tri-Fault Detect. This feature monitors VFB (Pin 5) for certain PFC fault conditions.

In case of a feedback path failure, the output of the PFC could go out of safe operating limits. With such a failure, VFB will go outside of its normal operating area. Should VFB go too low, too high, or open, PFC Tri-Fault Detect senses the error and terminates the PFC output drive.

PFC Tri-Fault detect is an entirely internal circuit. It requires no external components to serve its protective function.

VCC OVP and generate VCC

For the CM6803A system, if VCC is generated from a source that is proportional to the PFC output voltage and once that source reaches 17.9V, PFCOUT, PFC driver will be off.

The VCC OVP resets once the VCC discharges below 16.4V, PFC output driver is enabled. It serves as redundant PFC OVP function.

Typically, there is a bootstrap winding off the boost inductor. The VCC OVP comparator senses when this voltage exceeds 17.9V, and terminates the PFC output drive. Once the VCC rail has decreased to below 16.4V the PFC output drive be enabled. Given that 16V on VCC corresponds to 380V on the PFC output, 17.9V on VCC corresponds to an OVP level of 460V.

It is a necessary to put RC filter between bootstrap winding and VCC. For $VCC=15V$, it is sufficient to drive either a power MOSFET or a IGBT.

UVLO

The UVLO threshold is 13V providing 3V hysteresis.

PFCOUT and PWMOUT

Both PFCOUT and PWMOUT are CMOS drivers. They both have adaptive anti-shoot through to reduce the switching loss. Its pull-up is a 30ohm PMOS driver and its pull-down is a 15ohm NMOS driver. It can source 0.5A and sink 1A if the VCC is above 15V.

PWM Section**Green Mode**

CM6803A has the green mode function to improve the light load efficiency. PWM Green Mode will happen when the PWMCOMP (PWM Comparator) Duty Cycle is less than ~ 6%, in the next cycle, the PWMOUT pulse will be removed until PWMCOMP Duty Cycle is greater than 6%, then the next cycle, PWMOUT pulse appears.

In other words, during the green mode, PWM switching frequency will reduce to improve the efficiency. With the proper external components, CM6803A can easily meet energy star and blue angel specification.

After 10mS digital soft start, CM6803A's PWM is operating as a typical current mode. It requires a secondary feedback, typically, it is configured with CM431, and photo couple.

Since PWM Section is different from CM6800 family, it needs the emitter of the photo couple to connected with V + I instead of the collector. The PWM current information also goes into V + I. Usually, the PWM current information requires a RC filter before goes into the V + I.

Therefore, V + I actually is a summing node from voltage information which is from photo couple and CM431 and current information which is from one end of PWM sensing resistor and the signal goes through a single pole, RC filter then enter the V + I pin.

This RC filter at V+I also serves several functions:

- 1.) It protects IC.
- 2.) It provides level shift for voltage information.
- 3.) It filters the switching noise from current information.

At normal operation, the threshold voltage of the V + I pin is 1.5V. When the V + I is greater than 1.5V, PWM output driver will turn off the PWM Power MOSfet.

When the Soft Start is triggered, the V+I threshold is around 150mV.

Soft Start Can be triggered by the following conditions:

- 1.) During the startup (VCC is less than 10V)

During above condition, the V + I threshold is around 150mV until the conditions have been removed.

After above condition have been removed, the internal Soft Start D to A will ramp up the voltage from ~150mV to 2V. Each Soft Start Ramp can last around 10mS.

Smart I/O

When Smart I/O is greater 0.5V, PFCOUT will be turned on. Then It can be generated a voltage about 2.5V used to trigger a switch to provide the DC-DC controller's power source.


Turn off PFC(Smart I/O)


When Smart I/O is less than 0.5V, CM6803A will turn off PFC. Usually; it means photocouple's current has been reduced to a level, which is the level of the PFC turn off threshold.

Component Reduction

Components associated with the VRMS and IEAO pins of a typical PFC controller such as the CM6800 have been eliminated. The PFC power limit and bandwidth does vary with line voltage.


APPLICATION CIRCUIT:







From the application circuit and waveform, the first level is turned on the boost, then, you could provide the SRC's power source with a PMOS transistor from Smart I/O's output signal. In first level, you could promise the boost stage is ready. Then you could use the second level to provide the SRC's power source.

PACKAGE DIMENSION

10 Pin-SSOP (R10)


SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCHES		
	MIN	NOM	MAX	MIN	NOM	MAX
A	1.800			0.071		
A1	0.100	0.175	0.250	0.004	0.007	0.010
B	0.250	0.350	0.450	0.010	0.014	0.018
C	0.150	0.225	0.300	0.006	0.009	0.012
D	4.800	4.900	5.000	0.189	0.193	0.197
E	3.750	3.950	4.150	0.148	0.156	0.163
E1	5.100	5.700	6.300	0.201	0.225	0.248
F	0.680			0.027		
L	0.300	0.500	0.700	0.012	0.023	0.028
ZD	0.460			0.018		
e	1.000TYP			0.039TYP		
θ	0°	4°	8°	0°	4°	8°



NUMBERING SCHEME

Ordering Number: CM6803AXY (note1)

Ordering Number: CM6803AGXY (note2)

note1:

X : Suffix for Temperature Range (note 3)

Y : Suffix for Package Type (note 4)

note2:

G : Suffix for Pb Free Product

X : Suffix for Temperature Range (note 3)

Y : Suffix for Package Type (note 4)

note 3:

X= I : -40°C~+125°C

note 4:

R: SSOP-10

IMPORTANT NOTICE

Champion Microelectronic Corporation (CMC) reserves the right to make changes to its products or to discontinue any integrated circuit product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

A few applications using integrated circuit products may involve potential risks of death, personal injury, or severe property or environmental damage. CMC integrated circuit products are not designed, intended, authorized, or warranted to be suitable for use in life-support applications, devices or systems or other critical applications. Use of CMC products in such applications is understood to be fully at the risk of the customer. In order to minimize risks associated with the customer's applications, the customer should provide adequate design and operating safeguards.

HsinChu Headquarter

5F, No. 11, Park Avenue II,
Science-Based Industrial Park,
HsinChu City, Taiwan

T E L : +886-3-567 9979

F A X : +886-3-567 9909

<http://www.champion-micro.com>

Sales & Marketing

7F-6, No.32, Sec. 1, Chenggong Rd.,
Nangang District, Taipei City 115
Taiwan, R.O.C.

T E L : +886-2-2788 0558

F A X : +886-2-2788 2985