X1288 Datasheet PDF - Intersil Corporation

www.Datasheet-PDF.com

X1288
Intersil Corporation

Part Number X1288
Description RTC Real Time Clock/Calendar/CPU Supervisor
Page 27 Pages


X1288 datasheet pdf
Download PDF
X1288 pdf
View PDF for Mobile

No Preview Available !

®
Data Sheet
April 14, 2006
X1288
FN8102.3
2-WireRTC Real Time
Clock/Calendar/CPU Supervisor with
EEPROM
FEATURES
• Real Time Clock/Calendar
— Tracks time in Hours, Minutes, Seconds and
Hundredths of a Second
— Day of the Week, Day, Month, and Year
• 2 Polled Alarms (Non-volatile)
— Settable on the Second, Minute, Hour, Day of the
Week, Day, or Month
— Repeat Mode (periodic interrupts)
• Oscillator Compensation on Chip
— Internal feedback resistor and compensation
capacitors
— 64 position Digitally Controlled Trim Capacitor
— 6 digital-frequency adjustment setting to
±30ppm
• CPU Supervisor Functions
— Power-on Reset, Low Voltage Sense
— Watchdog Timer (SW Selectable: 0.25s, 0.75s,
1.75s, off)
• Battery Switch or Super Cap Input
• 32K x 8 Bits of EEPROM
www.DataSheet4U.com — 128-Byte Page Write Mode
— 8 modes of Block Lock™ Protection
— Single Byte Write Capability
• High Reliability
—Data Retention: 100 years
—Endurance: 100,000 cycles per byte
BLOCK DIAGRAM
• 2-Wire™ Interface interoperable with I2C*
— 400kHz data transfer rate
• Frequency Output (SW Selectable: Off, 1Hz, 100Hz,
or 32.768kHz)
• Low Power CMOS
— 1.25µA Operating Current (Typical)
• Small Package Options
— 16-Lead SOIC and 14-Lead TSSOP
• Pb-Free Plus Anneal Available (RoHS Compliant)
APPLICATIONS
• Utility Meters
• HVAC Equipment
• Audio/Video Components
• Set Top Box/Television
• Modems
• Network Routers, Hubs, Switches, Bridges
• Cellular Infrastructure Equipment
• Fixed Broadband Wireless Equipment
• Pagers/PDA
• POS Equipment
• Test Meters/Fixtures
• Office Automation (Copiers, Fax)
• Home Appliances
• Computer Products
• Other Industrial/Medical/Automotive
32.768kHz
X1
X2
PHZ/IRQ
Select
SCL
SDA
Serial
Interface
Decoder
RESET
Control
Decode
Logic
8
OSC
Compensation
Oscillator
Frequency 1Hz
Divider
Timer
Calendar
Logic
Control/
Registers
(EEPROM)
Status
Registers
(SRAM)
Alarm
Watchdog
Timer
Low Voltage
Reset
Time
Keeping
Registers
(SRAM)
Compare
Alarm Regs
(EEPROM)
256K
EEPROM
ARRAY
Battery
Switch
Circuitry
VCC
VBACK
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc.
I2C is a trademark of Philips. Copyright Intersil Americas Inc. 2005, 2006. All Rights Reserved
All other trademarks mentioned are the property of their respective owners.



No Preview Available !

X1288
PIN DESCRIPTIONS
X1
X2
NC
NC
NC
NC
RESET
VSS
16 Ld SOIC
1 16
2 15
3 14
4 13
5 12
6 11
7 10
89
VCC
VBACK
PHZ/IRQ
NC
NC
NC
SCL
SDA
14 Ld TSSOP
X1
X2
NC
NC
NC
RESET
VSS
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VCC
VBACK
PHZ/IRQ
NC
NC
SCL
SDA
NC = No internal connection
Ordering Information
PART NUMBER
X1288S16-4.5A*
X1288S16I-4.5A*
X1288V14-4.5A*
X1288V14Z-4.5A* (Note)
X1288V14I-4.5A*
X1288V14IZ-4.5A* (Note)
PART MARKING
X1288S AL
X1288S AM
X1288V AL
X1288V ZAL
X1288V AM
X1288V ZAM
VCC RANGE (V)
4.5 to 5.5
VTRIP RANGE
4.63V±112mV
OPERATING
TEMP RANGE (°C)
0 to 70
-40 to +85
0 to 70
0 to 70
-40 to +85
-40 to +85
PACKAGE
16 Ld SOIC
16 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
X1288S16*
X1288S16I*
X1288V14*
X1288V14Z* (Note)
X1288V14I*
X1288V14IZ* (Note)
X1288S
X1288S I
X1288V
X1288V Z
X1288V I
X1288V ZI
4.38V±112mV
0 to 70
-40 to +85
0 to 70
0 to 70
-40 to +85
-40 to +85
16 Ld SOIC
16 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
X1288S16-2.7A*
X1288S16I-2.7A*
X1288V14-2.7A*
X1288V14Z-2.7A* (Note)
X1288V14I-2.7A*
X1288V14IZ-2.7A* (Note)
X1288S16-2.7*
X1288S16I-2.7*
X1288V14-2.7*
X1288V14Z-2.7* (Note)
X1288V14I-2.7*
X1288V14IZ-2.7* (Note)
X1288S AN
X1288S AP
X1288V AN
X1288V ZAN
X1288V AP
X1288V ZAP
X1288S F
X1288S G
X1288V F
X1288V ZF
X1288V G
X1288V ZG
2.7 to 5.5
2.85V±100mV
2.65V±100mV
0 to 70
-40 to +85
0 to 70
0 to 70
-40 to +85
-40 to +85
0 to 70
-40 to +85
0 to 70
0 to 70
-40 to +85
-40 to +85
16 Ld SOIC
16 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
16 Ld SOIC
16 Ld SOIC
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
14 Ld TSSOP
14 Ld TSSOP (Pb-free)
*Add "T1" suffix for tape and reel.
NOTE: Intersil Pb-free plus anneal products employ special Pb-free material sets; molding compounds/die attach materials and 100% matte tin plate
termination finish, which are RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL
classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
2 FN8102.3
April 14, 2006



No Preview Available !

X1288
PIN ASSIGNMENTS
Pin Number
SOIC TSSOP Symbol
Brief Description
1 1 X1 X1. The X1 pin is the input of an inverting amplifier. An external 32.768kHz quartz
crystal is used with the X1288 to supply a timebase for the real time clock. The
recommended crystal is a Citizen CFS206-32.768KDZF. Internal compensation circuitry is
included to form a complete oscillator circuit. Care should be taken in the placement of the
crystal and the layout of the circuit. Plenty of ground plane around the device and short
traces to X1 are highly recommended. See Application section for more information.
2 2 X2 X2. The X2 pin is the output of an inverting amplifier. An external 32.768kHz quartz
crystal is used with the X1288 to supply a timebase for the real time clock. The
recommended crystal is a Citizen CFS206-32.768KDZF. Internal compensation circuitry is
included to form a complete oscillator circuit. Care should be taken in the placement of the
crystal and the layout of the circuit. Plenty of ground plane around the device and short
traces to X2 are highly recommended. See Application section for more information.
7 6 RESET RESET Output – RESET. This is a reset signal output. This signal notifies a host
processor that the watchdog time period has expired or that the voltage has dropped
below a fixed VTRIP threshold. It is an open drain active LOW output. Recommended
value for the pullup resistor is 5k. If unused, tie to ground.
8
7
VSS
VSS.
9 8 SDA Serial Data (SDA). SDA is a bidirectional pin used to transfer data into and out of the
device. It has an open drain output and may be wire ORed with other open drain or open
collector outputs. The input buffer is always active (not gated).
An open drain output requires the use of a pull-up resistor. The output circuitry controls
the fall time of the output signal with the use of a slope controlled pull-down. The circuit
is designed for 400kHz 2-wire interface speed.
10 9 SCL Serial Clock (SCL). The SCL input is used to clock all data into and out of the device.
The input buffer on this pin is always active (not gated).
14 12 PHZ/IRQ Programmable Frequency/Interrupt Output – PHZ/IRQ. This is either an output from
the internal oscillator or an interrupt signal output. It is a CMOS output.
When used as frequency output, this signal has a frequency of 32.768kHz, 100Hz, 1Hz
or inactive.
When used as interrupt output, this signal notifies a host processor that an alarm has
occurred and an action is required. It is an active LOW output.
The control bits for this function are FO1 and FO0 and are found in address 0011h of
the Clock Control Memory map. See “Programmable Frequency Output Bits - FO1,
FO0” on page 13.
15 13 VBACK VBACK. This input provides a backup supply voltage to the device. VBACK supplies
power to the device in the event the VCC supply fails. This pin can be connected to a
battery, a Supercap or tied to ground if not used.
16
14
VCC
VCC.
3 FN8102.3
April 14, 2006



No Preview Available !

X1288
ABSOLUTE MAXIMUM RATINGS
Temperature Under Bias ................... -65°C to +135°C
Storage Temperature ........................ -65°C to +150°C
Voltage on VCC, VBACK and PHZ/IRQ
pin (respect to ground) ............................-0.5V to 7.0V
Voltage on SCL, SDA, X1 and X2
pin (respect to ground) ............... -0.5V to 7.0V or 0.5V
above VCC or VBACK (whichever is higher)
DC Output Current .............................................. 5 mA
Lead Temperature (Soldering, 10 sec) .............. 300°C
Stresses above those listed under “Absolute Maximum
Ratings” may cause permanent damage to the device.
This is a stress rating only and the functional operation
of the device at these or any other conditions above
those indicated in the operational sections of this
specification is not implied. Exposure to absolute max-
imum rating conditions for extended periods may
affect device reliability.
DC OPERATING CHARACTERISTICS (Temperature = -40°C to +85°C, unless otherwise stated.)
Symbol
VCC
VBACK
VCB
VBC
Parameter
Main Power Supply
Backup Power Supply
Switch to Backup Supply
Switch to Main Supply
Conditions
Min
Typ
Max
Unit
2.7 5.5 V
1.8 5.5 V
VBACK -0.2
VBACK
VBACK -0.1
VBACK +0.2
V
V
OPERATING CHARACTERISTICS
Notes
Symbol
Parameter
ICC1 Read Active Supply
Current
ICC2 Program Supply Current
(nonvolatile)
ICC3
Main Timekeeping
Current
IBACK
Timekeeping Current –
(Low Voltage Sense and
Watchdog Timer disabled
ILI Input Leakage Current
ILO Output Leakage Current
VIL Input LOW Voltage
Conditions
VCC = 2.7V
VCC = 5.0V
VCC = 2.7V
VCC = 5.0V
VCC = 2.7V
VCC = 5.0V
VBACK = 1.8V
VBACK = 3.3V
Min
-0.5
VIH
VHYS
VOL1
VOL2
VOH2
Input HIGH Voltage
Schmitt Trigger Input
Hysteresis
Output LOW Voltage for
SDA and RESET
Output LOW Voltage for
PHZ/IRQ
Output HIGH Voltage for
PHZ/IRQ
VCC related level
VCC = 2.7V
VCC = 5.5V
VCC = 2.7V
VCC = 5.5V
VCC = 2.7V
VCC = 5.5V
VCC x 0.7 or
VBACK x 0.7
.05 x VCC or
.05 x VBACK
VCC x 0.7
VCC x 0.7
Typ
1.25
1.5
Max
400
800
2.5
3.0
10
20
Unit
µA
µA
mA
mA
µA
µA
µA
µA
Notes
1, 5, 7, 14
2, 5, 7, 14
3, 7, 8, 14, 15
3, 6, 9, 14, 15
“See Perfor-
mance Data”
10
10
VCC x 0.2 or
VBACK x 0.2
VCC + 0.5 or
VBACK + 0.5
µA
µA
V
V
V
10
10
13
13
13
0.4
0.4
VCC x 0.3
VCC x 0.3
V
V
V
11
11
12
Notes: (1) The device enters the Active state after any start, and remains active: for 9 clock cycles if the Device Select Bits in the Slave Address
Byte are incorrect or until 200nS after a stop ending a read or write operation.
(2) The device enters the Program state 200nS after a stop ending a write operation and continues for tWC.
4 FN8102.3
April 14, 2006



X1288 datasheet pdf
Download PDF
X1288 pdf
View PDF for Mobile


Related : Start with X128 Part Numbers by
X1286 Intersil Real Time Clock/Calendar/CPU Supervisor with EEPROM X1286 X1286
Intersil Corporation
X1286 pdf
X1288 2-Wire RTC Real Time Clock/Calendar/CPU Supervisor with EEPROM X1288
Xicor
X1288 pdf
X1288 RTC Real Time Clock/Calendar/CPU Supervisor X1288
Intersil Corporation
X1288 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact