WT7512 Datasheet PDF - Weltrend


www.Datasheet-PDF.com

WT7512
Weltrend

Part Number WT7512
Description PC POWER SUPPLY SUPERVISOR
Page 8 Pages

WT7512 datasheet pdf
View PDF for PC
WT7512 pdf
View PDF for Mobile


No Preview Available !


Weltrend Semiconductor, Inc.
`
WT7512
PC POWER SUPPLY SUPERVISOR
Data Sheet
REV. 1.10
June 26, 2000
The information in this document is subject to change without notice.
Weltrend Semiconductor, Inc. All Rights Reserved.
  24 2
2F, No. 24, Industry E. 9th RD., Science-Based Industrial Park, Hsin-Chu, Taiwan
TEL:886-3-5780241 FAX:886-3-5794278.5770419
Email:support@weltrend.com.tw



No Preview Available !

WT7512
Rev. 1.10
GENERAL DESCRIPTION
The WT7512 provides protection circuits, power good output (PGO), fault protection latch (FPL_N),
and a protection detector function (PDON_N) control. It can minimize external components of switching
power supply systems in personal computer.
The Over / Under Voltage Detector (OVD / UVD) monitors 3.3V, 5V, 12V input voltage level. When
OVD or UVD detect the fault voltage level, the FPL_N is latched HIGH and PGO go low. The latch can
be reset by PDON_N goo HIGH. There is 2.4mS delay time for PDON_N turn off FPL_N.
When OVD and UVD detect the right voltage level, the power good output (PGO) will be issue.
The WT7512 is similar to WT7510. It added under voltage detector of 12V and the short power–on
protection. And the delay time 1.2mS is changed to 2.4mS.
FEATURES
The Over / Under Voltage Detector (OVD / UVD) monitors 3.3V, 5V, 12V input voltage level.
Both of the power good output (PGO) and fault protection latch (FPL_N) are Open Drain Output.
75 / 300 ms time delay for UVD.
300 ms time delay for PGO.
38 ms for PDON_N input signal De–bounce.
73 us for internal signal De–glitches.
2.4 ms time delay for PDON_N turn-off FPL_N.
PIN ASSIGNMENT AND PACKAGE TYPE
Pin assignment
PGI
GND
FPL_N
PDON_N
1
2
3
4
8 PGO
Package type
ORDERING INFORMATION
7 VCC
6 V5
8–Pin Plastic DIP WT7512–N080WT–12
8–Pin Plastic SOIC WT7512–S080WT–12
5 V33
PIN DESCRIPTION
Pin No. Pin Name TYPE
Description
1 PGI
I power good input pin
2 GND
P Ground
3 FPL_N
O fault protection latch output pin(open drain output)
4 PDON_N I protection detector function ON/OFF control input pin
5 V33
I 3.3V input pin
6 V5
I 5V input pin
7 VCC
I Supply voltage / 12V input pin
8 PGO
O power good output pin(open drain output)
Weltrend Semiconductor, Inc.
Page 2



No Preview Available !

BLOCK DIAGRAM
WT7512
Rev. 1.10
VCC
150uA
Power On Reset POR
LVRST
VCC Low Voltage
Clock
Generator
CLK
PWR
3.6V
PDON_N
V33
V5
VCC
PGI
CLK PWR
38ms
debounce
-
+
UN
-
+
OV
-
+
UN
-
+
OV
-
+
UN
-
+
OV
-
+
UN
1.2V
RST
CLK
2.4ms
clr
delay
CLK PWR
75 / 300 ms
clr
delay
PWR
CLK RST
73us
debounce
CLK RST
73us
debounce
CLK
300ms
clr
delay
R
SQ
FPL_N
VCC
PGO
RECOMMENDED OPERATING CONDITIONS
Parameter
Supply voltage, VCC
Input voltage
PDON_N, V5, V33, PGI
Output voltage
FPL_N
PGO
Operating temperature
Output sink current
FPL_N
PGO
Supply voltage rising time
Conditions
Min.
4
-40
1
Typ.
12
Max.
15
7
15
7
125
30
10
Unit
V
V
V
V

mA
mA
ms
Weltrend Semiconductor, Inc.
Page 3



No Preview Available !

WT7512
Rev. 1.10
ELECTRICAL CHARACTERISTICS, at Ta=25°C and VCC=5V.
Over Voltage Detection
Parameter
Over voltage threshold
V33
V5
Vcc / V12
ILEAKAGE Leakage current (FPL_N)
VOL Low level output voltage (FPL_N)
Condition
V(FPL_N) = 5V
Isink 10mA
Isink 30mA
PGI and PGO
Parameter
Under voltage threshold
V33
V5
Vcc / V12
Input threshold voltage(PGI)
ILEAKAGE Leakage current(PGO)
VOL Low level output voltage(PGO)
Condition
PGO = 5V
PDON_N
Parameter
Input pull-up current
High-level input voltage
Low-level input voltage
Condition
PDON_N= 0V
Min.
3.7
5.7
12.8
Typ.
3.9
6.1
13.4
5
0.3
0.7
Max.
4.1
6.5
13.9
Unit
V
V
V
uA
V
Min.
2.55
4.1
8.8
1.16
Typ.
2.69
4.3
9.3
1.20
5
0.4
Max.
2.83
4.47
9.8
1.24
Unit
V
V
V
V
uA
V
Min.
2.4
Typ.
150
Max.
1.2
Unit
uA
V
V
TOTAL DEVICE
Parameter
Icc Supply current
Vcc low voltage
Condition
PDON _N= 5V
Min.
Typ.
3
Max.
1
Unit
mA
V
SWITCHING CHARACTERISTICS, Vcc=5V
Parameter
Condition
Min.
tdb1
tdleay1
tdb2
tg
tdelay2
tdelay3
De-bounce time (PDON_N)
Delay time (PGI to PGO)
De-bounce time (PDON_N)
De-glitch time
PDON_N to FPL_N delay time
Internal UVD delay time
32
200
32
63
tdb2+2.0
FPL_N go low & every 65
time PGI > 1.2V
the first time power on 260
& FPL_N go low &
PGI < 1.2V
Typ.
38
300
38
73
tdb2+2.4
75
Max.
61
490
61
120
tdb2+3.8
122
300 488
Unit
mS
mS
mS
uS
mS
mS
mS
Weltrend Semiconductor, Inc.
Page 4




WT7512 datasheet pdf
Download PDF
WT7512 pdf
View PDF for Mobile


Similiar Datasheets : WT7502 WT7502V WT7510 WT751002 WT751002S WT7512 WT7513 WT7514L WT7515 WT7518 WT7518D WT7518L WT7520 WT7522 WT7525 WT7527

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact