PFS7324L Datasheet PDF - Power Integrations

www.Datasheet-PDF.com

PFS7324L
Power Integrations

Part Number PFS7324L
Description (PFS7323 - PFS7329) High Power PFC Controller
Page 30 Pages


PFS7324L datasheet pdf
Download PDF
PFS7324L pdf
View PDF for Mobile

No Preview Available !

PFS7323-7329
HiperPFS-2 Family
High Power PFC Controller with Integrated
High-Voltage MOSFET and QspeedDiode
Key Benefits
Highly integrated for smallest boost PFC form factor
Integrated controller and MOSFET in all package options
Ultra-low reverse recovery loss diode (Qspeed) included in
extended eSIP™ package option
Lossless internal current sense reduces component count
and system losses
EN61000-3-2 Class C and D compliant
Packaging optimized for high volume production
Exposed pad connected to GROUND pin (CoolPAD)
Eliminates insulating pad/heat-spreader
Enhanced features
Programmable power good (PG) signal
User selectable power limit: Enables device swapping in a
given design to optimize efficiency/cost
Integrated non-linear amplifier for fast output OV and UV
protection
High efficiency and power factor across load range
>95% efficiency from 10% load to full load
<200 mW no-load consumption at 230 VAC in remote off-state
Light load PF >0.9 at 20% load on optimized designs >200 W
PF >0.95 at 50% load
Enables 80+ Platinum designs
Frequency adjusted over line voltage and each line cycle
Spread-spectrum across >60 kHz window simplifies EMI
filtering requirements
Lower boost inductance
Provides up to 425 W peak output power
>425 W peak power in power limit voltage regulation mode
Output Power Table
eSIP-16 Package
Product
Maximum Continuous
Output Power Rating at
90 VAC (in Full Mode)
Peak Output Power Rating
Full Mode
(R = 24.9 kW)
PFS7323L
PFS7324L
110 W
130 W
120 W
150 W
PFS7325L
185 W
205 W
PFS7326H
230 W
260 W
PFS7327H
290 W
320 W
PFS7328H
350 W
385 W
PFS7329H
380 W
425 W
Table 1. Output Power Table (See Table 2 on page 11 for Maximum Continuous
Output Power Ratings.)
Protection features include: UV, OV, OTP, brown-in/out,
cycle-by-cycle current limit and power limiting for overload
protection
Halogen free and RoHS compliant
Applications
PC
Printer
LCD TV
Video game consoles
High-power adaptors
High-power LED lighting
Industrial and appliance
Generic PFC converters
DK
PG VCC
CONTROL
VCC
FB
AC
IN
HiperPFS-2
C
PGT
S VGR
+
DC
OUT
www.powerint.com
Figure 1. Typical Application Schematic.
PI-6691-050313
June 2013
Free Datasheet http://www.datasheet4u.com/



No Preview Available !

PFS7323-7329
Description
The HiperPFS-2 device family members reach a very high level
of integration including a continuous conduction mode (CCM)
boost PFC controller, gate driver, ultra-low reverse recovery
(Qspeed) diode (eeSIP™ package options) and high-voltage
power MOSFET in a single, low-profile CoolPAD (GROUND pin
connected) power package that is able to provide near unity
input power factor. The HiperPFS-2 devices eliminate the PFC
converter’s need for external current sense resistors, the power
loss associated with those components, and leverages an
innovative control technique that adjusts the switching frequency
over output load, input line voltage, and even input line cycle.
This control technique is designed to maximize efficiency over
the entire load range of the converter, particularly at light loads.
Additionally, this control technique significantly minimizes the EMI
filtering requirements due to its wide bandwidth spread spectrum
effect. The HiperPFS-2 also features an integrated non-linear
amplifier for enhanced load transient response, a user
programmable power good (PG) signal as well as user selectable
power limit functionality. HiperPFS-2 includes Power Integrations’
standard set of comprehensive protection features, such as
integrated soft-start, UV, OV, brown-in/out, and hysteretic
thermal shutdown. HiperPFS-2 also provides cycle-by-cycle
current limit for the power MOSFET, power limiting of the output
for overload protection, and pin-to-pin short-circuit protection.
HiperPFS-2’s innovative variable frequency continuous
conduction mode of operation (VF-CCM) minimizes switching
losses by maintaining a low average switching frequency, while
also varying the switching frequency in order to suppress EMI,
the traditional challenge with continuous conduction mode
solutions. Systems using HiperPFS-2 typically reduce the total X
and Y capacitance requirements of the converter, the inductance
of both the boost choke and EMI noise suppression chokes,
reducing overall system size and cost. Additionally, compared
with designs that use discrete MOSFETs and controllers,
HiperPFS-2 devices dramatically reduce component count and
board footprint while simplifying system design and enhancing
reliability. The innovative variable frequency, continuous
conduction mode controller enables the HiperPFS-2 to realize all
of the benefits of continuous conduction mode operation while
leveraging low-cost, small, simple EMI filters.
Many regions mandate high power factor for many electronic
products with high power requirements. These rules are
combined with numerous application-specific standards that
require high power supply efficiency across the entire load range,
from full load to as low as 10% load. High efficiency at light load
is a challenge for traditional PFC approaches in which fixed
MOSFET switching frequencies cause fixed switching losses on
each cycle, even at light loads. Besides featuring relatively flat
efficiency across the load range, HiperPFS-2 also enables higher
power factor at light loads. HiperPFS-2 simplifies compliance
with new and emerging energy-efficiency standards over a broad
market space in applications such as PCs, LCD TVs, notebooks,
appliances, pumps, motors, fans, printers, and LED lighting.
HiperPFS-2 advanced power packaging technology and high
efficiency simplifies the complexity of mounting the package and
thermal management, while providing very high power capabilities
in a single compact package; these devices are suitable for PFC
applications from 75 W to 425 W.
Product Highlights
Protected Power Factor Correction Solution
Incorporates high-voltage power MOSFET, ultra-low reverse
recovery loss Qspeed diode, controller, and gate driver
EN61000-3-2 Class D and Class C compliance
Integrated protection features reduce external component count
Accurate built-in brown-in/out protection
Accurate built-in undervoltage (UV) protection
Accurate built-in overvoltage (OV) protection
Hysteretic thermal shutdown (OTP)
Internal power limiting function for overload protection
Cycle-by-cycle power switch current limit
Internal non-linear amplifier for enhanced load transient
response
No external current sense required
Provides ‘lossless’ internal sensing via sense-FET
Reduces component count and system losses
Minimizes high current gate drive loop area
Minimizes output overshoot and stresses during start-up
Integrated power limit and frequency soft-start
Improved dynamic response
Input line feed-forward gain adjustment for constant loop
gain across entire input voltage range
Eliminates up to 40 discrete components for higher reliability
and lower cost
Intelligent Solution for High Efficiency and Low EMI
Continuous conduction mode PFC uses novel constant volt/
amp-second control engine
High efficiency across load
High power factor across load
Low cost EMI filter
Frequency sliding technique for light load efficiency improvements
>95% efficiency from 10% load to full load at nominal input
voltages
Variable switching frequency to simplify EMI filter design
Varies over line input voltage to maximize efficiency and
minimize EMI filter requirements
Varies with input line cycle voltage by >60 kHz to maximize
spread spectrum effect
Advanced Package for High Power Applications
Up to 425 W peak output power capability in a highly
compact package
Simple adhesive or clip mounting to heat sink
No insulation pad required and can be directly connected to
heat sink
Staggered pin arrangement for simple routing of board traces
and high-voltage creepage requirements
Single package solution for PFC converter reduces assembly
costs and layout size
2
Rev. B 06/13
www.powerint.com
Free Datasheet http://www.datasheet4u.com/



No Preview Available !

PFS7323-7329
Pin Functional Description
VOLTAGE MONITOR (V) Pin:
The VOLTAGE MONITOR pin is tied to the rectified high-voltage
DC rail through a large resistor (4 MΩ ±1%) to minimize power
dissipation and standby power consumption. Modifying this
resistor value affects peak power limit, brown-in/out thresholds
and will degrade input current quality (reduce power factor and
increase THD). A small ceramic capacitor (22 nF) is required
from the VOLTAGE MONITOR pin to SIGNAL GROUND pin to
bypass any switching noise present on the rectified DC bus.
This pin also features brown-in/out detection thresholds.
REFERENCE (R) Pin:
This pin is connected to an external precision resistor and is used for
an internal current reference source in the controller. The external
resistor is tied between the REFERENCE and SIGNAL GROUND
pins. The REFERENCE pin only has two valid resistor values to
select ‘Full’ (24.9 kΩ ±1%) and ‘Efficiency’ (49.9 kΩ ±1%) power
modes. A precision resistor with the values specified above must
be selected since this sets the internal current reference for the
controller. Other values beyond what is specified may adversely
effect the operation of the device. A bypass capacitor is also
recommended across the REFERENCE pin resistor to the SIGNAL
GROUND pin. For ‘Full’ power mode (24.9 kΩ) a capacitor
value of 470 pf and 1 nF for the ‘Efficiency’ mode with 49.9 kΩ.
SIGNAL GROUND (G) Pin:
Discrete components used in the feedback circuit, including
loop compensation, decoupling capacitors for the supply (VCC)
and line-sense (V) must be referenced to the SIGNAL GROUND
pin. The SIGNAL GROUND pin is also connected to the tab of
the device. The SIGNAL GROUND pin must not be tied to
the SOURCE pin.
COMPENSATION (C) Pin:
This pin is used for loop compensation and voltage feedback.
The COMPENSATION pin is a high input-impedance reference
terminal that connects to the main voltage regulation feedback
resistor divider network. This pin also connects to the loop
compensation components comprising of a series RC network.
A 22 nF capacitor is also required between the COMPENSATION
and SIGNAL GROUND pins; this capacitor must be placed very
close to the device on the PCB to bypass any switching noise.
FEEDBACK (FB) Pin:
This pin is connected to the main voltage regulation feedback
resistor divider network and is used for fast over and under-
voltage protection. This pin also detects the presence of the
main voltage divider network at start-up.
POWER GOOD THRESHOLD (PGT) Pin:
This pin is used to program the output voltage threshold where
the PG signal becomes ‘high-impedance’ representing the PFC
stage falling out of regulation. The low threshold for the PG
signal is programmed with a resistor between the POWER
GOOD THRESHOLD and SIGNAL GROUND pins.
POWER GOOD (PG) Pin:
This pin is an open-drain connection that indicates that the
output voltage is in regulation. At start-up, once the FEEDBACK
pin voltage has risen to ~95% of the set output voltage, the
POWER GOOD pin is pulled low. After start-up the output
voltage threshold at which the PG signal becomes high-
impedance depends on the threshold programmed by the
POWER GOOD THRESHOLD pin resistor.
BIAS POWER (VCC) Pin:
This is a 10.2-13 VDC bias supply used to power the IC. The
bias voltage must be externally clamped to prevent the BIAS
POWER pin from exceeding 15 VDC.
SOURCE (S) Pin:
This pin is the source connection of the power switch.
DRAIN (D) Pin:
This is the drain connection of the internal power switch.
BOOST DIODE CATHODE (K) Pin: (eSIP-16 package only)
This is the cathode connection of the internal Qspeed Diode.
H Package (eSIP-16D)
(Front View)
Pin 1 I.D.
1 3 4 5 6 7 8 9 1011 1314 16
Exposed Metal (Both H and L
Packages) (On Package Edge)
Internally Connected to G Pin
Exposed Pad (Backside)
G
Internally Connected to
GROUND (G) Pin
G
H Package
(eSIP-16D)
(Back View)
16 1413 1110 9 8 7 6 5 4 3 1
L Package (eSIP-16G)
(Front View)
Pin 1 I.D.
1 4 6 8 10 13 16
3 5 7 9 11 14
Figure 2. Pin Configuration.
Exposed Pad
(Backside)
Not Shown
PI-6789-022213
www.powerint.com
3
Rev. B 06/13
Free Datasheet http://www.datasheet4u.com/



No Preview Available !

PFS7323-7329
DRAIN (D)
BOOST DIODE CATHODE (K)
Power
MOSFET
senseFET
VCC
FEEDBACK/
COMPENSATION Pin
OV/UV
Latch
IS
IOCP
+
-
LEB
OCP
VOLTAGE MONITOR (V)
BIAS POWER (VCC)
IV
INPUT
LINE INTERFACE
Peak
Detector
INTERNAL
SUPPLY
SOFT-
START
+
- VCC+
Input UV
(IUV+/IUV-)
IVPK MON
MOFF (IREF - IV)
~(VO-VIN)
CINT
FBOV FCCBOUOFVFF/F/ IOCP
VREF
VPG(H)
IPGT FFBBCCOUVV
IV
IREF
REFERENCE
AND BAND GAP
REFERENCE
(R)
Comparator
-
+
VOFF
+
-
Comparator
VE
CINT
Feedback-OVP/OFF
Comparator
VOaFvF(eVirsEa)gaaenfudonpicsetriuoasnteinodgf
the error-voltage
to reduce the
frequency as a
function of output power
Frequency
Slide
VE
IVPK
Transconductance
Error-Ampli er
1 kHz Filter
Internal
Reference
VREF
+
VCC
FBGM
+
-
FBGM
+
-
cmurOreNnits
the switch
sense scale
factor which is a function
of the peak input voltage
-
C-UV/OFF
Comparator
+
-
FBCOV
+-
+-
FBCUV
FFBBOONFF/ VFB
FEEDBACK
(FB)
Buffer and
De-Glitch Filter
COMPENSATION
(C)
PON × MON × IS
+ CUV/COFF
INPUT UV
OTP SOA
VFB
+ VPG(H)
VCC
IPGT
POWER GOOD
THRESHOLD
(PGT)
POWER GOOD
(PG)
SOURCE (S)
GROUND (G)
Figure 3. Functional Block Diagram.
Functional Description
The HiperPFS-2 is a variable switching frequency boost PFC
solution. More specifically, it employs a constant amp-second
on-time and constant volt-second off-time control algorithm.
This algorithm is used to regulate the output voltage and shape
the input current to comply with regulatory harmonic current
limits (high power factor). Integrating the switch current and
controlling it to have a constant amp-sec product over the
on-time of the switch allows the average input current to follow
the input voltage. Integrating the difference between the output
and input voltage maintains a constant volt-second balance
dictated by the electro-magnetic properties of the boost
inductor and thus regulates the output voltage and power.
More specifically, the control technique sets constant volt-
seconds for the off-time (tOFF). The off-time is controlled such
that:
^VO - VINh # tOFF = K1
(1)
PI-6697-050312
Since the volt-seconds during the on-time must equal the
volt-seconds during the off-time, to maintain flux equilibrium in
the PFC choke, the on-time (tON) is controlled such that:
VIN # tON = K1
(2)
The controller also sets a constant value of charge during each
on-cycle of the power MOSFET. The charge per cycle is varied
gradually over many switching cycles in response to load
changes so it can be regarded as substantially constant for a
half line cycle. With this constant charge (or amp-second)
control, the following relationship is therefore also true:
IIN # tON = K2
Substituting tON from (2) into (3) gives:
I IN
=
VIN
#
K2
K1
(3)
(4)
4
Rev. B 06/13
www.powerint.com
Free Datasheet http://www.datasheet4u.com/



PFS7324L datasheet pdf
Download PDF
PFS7324L pdf
View PDF for Mobile


Related : Start with PFS7324 Part Numbers by
PFS7324L (PFS7323 - PFS7329) High Power PFC Controller PFS7324L
Power Integrations
PFS7324L pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact