P-80C32 Datasheet PDF - Temic

www.Datasheet-PDF.com

P-80C32
Temic

Part Number P-80C32
Description (P-80C32 / P-80C52) CMOS 8-Bit Microcontroller
Page 25 Pages


P-80C32 datasheet pdf
Download PDF
P-80C32 pdf
View PDF for Mobile

No Preview Available !

www.DataSheet4U.com
80C32/80C52
CMOS 0 to 44 MHz Single Chip 8–bit Microcontroller
1. Description
TEMIC’s 80C52 and 80C32 are high performance
CMOS versions of the 8052/8032 NMOS single chip 8
bit Microcontroller.
The fully static design of the TEMIC 80C52/80C32
allows to reduce system power consumption by bringing
the clock frequency down to any value, even DC,
without loss of data.
The 80C52 retains all the features of the 8052: 8 K bytes
of ROM; 256 bytes of RAM; 32 I/O lines; three 16 bit
timers; a 6-source, 2-level interrupt structure; a full
duplex serial port; and on-chip oscillator and clock
circuits. In addition, the 80C52 has 2
D 80C32: Romless version of the 80C52
D 80C32/80C52-L16: Low power version
VCC: 2.7 – 5.5 V Freq: 0-16 MHz
D 80C32/80C52-12: 0 to 12 MHz
D 80C32/80C52-16: 0 to 16 MHz
D 80C32/80C52-20: 0 to 20 MHz
D 80C32/80C52-25: 0 to 25 MHz
D 80C32/80C52-30: 0 to 30 MHz
D 80C32/80C52-36: 0 to 36 MHz
software-selectable modes of reduced activity for
further reduction in power consumption. In the idle
mode the CPU is frozen while the RAM, the timers, the
serial port and the interrupt system continue to function.
In the power down mode the RAM is saved and all other
functions are inoperative.
The 80C32 is identical to the 80C52 except that it has no
on-chip ROM. TEMIC’s 80C52/80C32 are
manufactured using SCMOS process which allows them
to run from 0 up to 44 MHz with VCC = 5 V.
TEMIC’s 80C52 and 80C32 are also available at
16 MHz with 2.7 V < VCC < 5.5 V.
D 80C32-40: 0 to 40 MHz(1)
D 80C32-42: 0 to 42 MHz(1)
D 80C32-44: 0 to 44 MHz(1)
Notes:
1. 0 to 70_C temperature range.
2. For other speed and temperature range availability, please
contact your sales office.
2. Features
D Power control modes
D 256 bytes of RAM
D 8 Kbytes of ROM (80C52)
D 32 programmable I/O lines
D Three 16 bit timer/counters
D 64 K program memory space
D 64 K data memory space
D Fully static design
D 0.8µ CMOS process
D Boolean processor
D 6 interrupt sources
D Programmable serial port
D Temperature range: commercial, industrial, automotive,
military
3. Optional
www.DataSheet4U.com
D Secret ROM: Encryption
D Secret TAG: Identification number
Rev. I September 18, 1998
1



No Preview Available !

www.DataSheet4U.com
80C32/80C52
4. Interface
VCC VSS
INT0 INT1
RST
XTAL1
XTAL2
EA
ALE
PSEN
WR
RD
AD0–AD7
A8–A15
Oscillator
&
Timing
CPU
RAM
256 bytes
ROM
8 Kbytes
Interrupt Unit
8–BIT INTERNAL BUS
Parallel I/O Ports
&
External Bus
Serial I/O Port
Timer 0
Timer 1
Timer 2
P0 P1 P2 P3
RxD TxD
T0
Figure 1. Block Diagram
T1 T2 T2EX
www.DataSheet4U.com
2
Rev. I September 18, 1998



No Preview Available !

www.DataSheet4U.com
80C32/80C52
DIL
P1.5
P1.6
P1.7
RST
RxD/P3.0
NC
TxD/P3.1
INT0/P3.2
INT1/P3.3
T0/P3.4
T1/P3.5
6 5 4 3 2 1 44 43 42 41 40
7 39
8 38
9 37
10 36
11 35
12
80C32/80C52
34
13 33
14 32
15 31
16 30
17 29
18 19 20 21 22 23 24 25 26 27 28
P0.4/A4
P0.5/A5
P0.6/A6
P0.7/A7
EA
NC
ALE
PSEN
P2.7/A15
P2.6/A14
P2.5/A13
LCC
P1.5
P1.6
P1.7
RST
RxD/P3.0
NC
TxD/P3.1
INT0/P3.2
INT1/P3.3
T0/P3.4
T1/P3.5
80C32/80C52
P0.4/A4
P0.5/A5
P0.6/A6
P0.7/A7
EA
NC
ALE
PSEN
P2.7/A15
P2.6/A14
P2.5/A13
QFP
Diagrams are for reference only. Package sizes are not to scale.
www.DataSheet4U.com
Figure 2. Pin Configuration
Rev. I September 18, 1998
3



No Preview Available !

www.DataSheet4U.com
80C32/80C52
5. Pin Description
5.1. VSS
Circuit ground potential.
5.2. VCC
Supply voltage during normal, Idle, and Power Down operation.
5.3. Port 0
Port 0 is an 8 bit open drain bi-directional I/O port. Port 0 pins that have 1’s written to them float, and in that state can
be used as high-impedance inputs.
Port 0 is also the multiplexed low-order address and data bus during accesses to external Program and Data Memory.
In this application it uses strong internal pullups when emitting 1’s. Port 0 also outputs the code bytes during program
verification in the 80C52. External pullups are required during program verification. Port 0 can sink eight LS TTL
inputs.
5.4. Port 1
Port 1 is an 8 bit bi-directional I/O port with internal pullups. Port 1 pins that have 1’s written to them are pulled high
by the internal pullups, and in that state can be used as inputs. As inputs, Port 1 pins that are externally being pulled
low will source current (IIL, on the data sheet) because of the internal pullups.
Port 1 also receives the low-order address byte during program verification. In the 80C52, Port 1 can sink/ source three
LS TTL inputs. It can drive CMOS inputs without external pullups.
2 inputs of PORT 1 are also used for timer/counter 2 :
P1.0 [T2]: External clock input for timer/counter 2. P1.1 [T2EX]: A trigger input for timer/counter 2, to be reloaded
or captured causing the timer/counter 2 interrupt.
5.5. Port 2
Port 2 is an 8 bit bi-directional I/O port with internal pullups. Port 2 pins that have 1’s written to them are pulled high
by the internal pullups, and in that state can be used as inputs. As inputs, Port 2 pins that are externally being pulled
low will source current (ILL, on the data sheet) because of the internal pullups. Port 2 emits the high-order address
byte during fetches from external Program Memory and during accesses to external Data Memory that use 16 bit
addresses (MOVX @DPTR). In this application, it uses strong internal pullups when emitting 1’s. During accesses to
external Data Memory that use 8 bit addresses (MOVX @Ri), Port 2 emits the contents of the P2 Special Function
Register.
It also receives the high-order address bits and control signals during program verification in the 80C52. Port 2 can
sink/source three LS TTL inputs. It can drive CMOS inputs without external pullups.
5.6. Port 3
Port 3 is an 8 bit bi-directional I/O port with internal pullups. Port 3 pins that have 1’s written to them are pulled high
by the internal pullups, and in that state can be used as inputs. As inputs, Port 3 pins that are externally being pulled
low will source current (ILL, on the data sheet) because of the pullups. It also serves the functions of various special
features of the TEMIC 51 Family, as listed below.
www.DataSheet4U.com
4 Rev. I September 18, 1998



P-80C32 datasheet pdf
Download PDF
P-80C32 pdf
View PDF for Mobile


Related : Start with P-80C3 Part Numbers by
P-80C31 P80C31 P-80C31
NXP
P-80C31 pdf
P-80C32 P80C32 P-80C32
ETC
P-80C32 pdf
P-80C32 (P-80C32 / P-80C52) CMOS 8-Bit Microcontroller P-80C32
Temic
P-80C32 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact