MC74VHC1GT14 Datasheet PDF - ON Semiconductor

www.Datasheet-PDF.com

MC74VHC1GT14
ON Semiconductor

Part Number MC74VHC1GT14
Description Schmitt-Trigger Inverter/CMOS Logic Level Shifter
Page 8 Pages


MC74VHC1GT14 datasheet pdf
Download PDF
MC74VHC1GT14 pdf
View PDF for Mobile

No Preview Available !

MC74VHC1GT14
Schmitt-Trigger Inverter /
CMOS Logic Level Shifter
with LSTTL–Compatible Inputs
The MC74VHC1GT14 is a single gate CMOS Schmitt–trigger
inverter fabricated with silicon gate CMOS technology. It achieves
high speed operation similar to equivalent Bipolar Schottky TTL
while maintaining CMOS low power dissipation.
The internal circuit is composed of three stages, including a buffer
output which provides high noise immunity and stable output.
The device input is compatible with TTL–type input thresholds and
the output has a full 5V CMOS level output swing. The input
protection circuitry on this device allows overvoltage tolerance on the
input, allowing the device to be used as a logic–level translator from
3.0V CMOS logic to 5.0V CMOS Logic or from 1.8V CMOS logic to
3.0V CMOS Logic while operating at the high–voltage power supply.
The MC74VHC1GT14 input structure provides protection when
voltages up to 7V are applied, regardless of the supply voltage. This
allows the MC74VHC1GT14 to be used to interface 5V circuits to 3V
circuits. The output structures also provide protection when VCC = 0V.
These input and output structures help prevent device destruction
caused by supply voltage – input/output voltage mismatch, battery
backup, hot insertion, etc. The MC74VHC1GT14 can be used to
enhance noise immunity or to square up slowly changing waveforms.
High Speed: tPD = 4.5ns (Typ) at VCC = 5V
Low Power Dissipation: ICC = 2µA (Max) at TA = 25°C
TTL–Compatible Inputs: VIL = 0.8V; VIH = 2.0V
CMOS–Compatible Outputs: VOH > 0.8VCC; VOL < 0.1VCC @Load
Power Down Protection Provided on Inputs and Outputs
Balanced Propagation Delays
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300mA
http://onsemi.com
SC–88A / SOT–353
DF SUFFIX
CASE 419A
MARKING DIAGRAM
VCd
Pin 1
d = Date Code
PIN ASSIGNMENT
1 NC
2 IN A
3 GND
4 OUT Y
5 VCC
NC 1
IN A 2
GND 3
5 VCC
4 OUT Y
Figure 1. 5–Lead SOT–353 Pinout (Top View)
LOGIC SYMBOL
IN A OUT Y
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
FUNCTION TABLE
A Input
L
H
Y Output
H
L
© Semiconductor Components Industries, LLC, 1999
November, 1999 – Rev. 1
1
Publication Order Number:
MC74VHC1GT14/D



No Preview Available !

MC74VHC1GT14
MAXIMUM RATINGS*
Characteristics
Symbol
Value
Unit
DC Supply Voltage
VCC
–0.5 to +7.0
V
DC Input Voltage
VIN
–0.5 to +7.0
V
DC Output Voltage
VCC = 0
High or Low State
VOUT
–0.5 to 7.0
–0.5 to VCC + 0.5
V
Input Diode Current
IIK –20 mA
Output Diode Current
(VOUT < GND; VOUT > VCC)
IOK
+20 mA
DC Output Current, per Pin
IOUT
+25 mA
DC Supply Current, VCC and GND
ICC +50 mA
Power dissipation in still air, SC–88A †
PD 200 mW
Lead temperature, 1 mm from case for 10 s
TL 260 °C
Storage temperature
Tstg
–65 to +150
°C
* Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those
indicated may adversely affect device reliability. Functional operation under absolute–maximum–rated conditions is not implied. Functional
operation should be restricted to the Recommended Operating Conditions.
†Derating — SC–88A Package: –5 mW/_C from 65_ to 125_C
RECOMMENDED OPERATING CONDITIONS
Characteristics
DC Supply Voltage
DC Input Voltage
DC Output Voltage
Operating Temperature Range
Symbol Min Max Unit
VCC
VIN
VOUT
TA
4.5 5.5 V
0.0 5.5 V
0.0 VCC V
–55 +85 °C
http://onsemi.com
2



No Preview Available !

MC74VHC1GT14
DC ELECTRICAL CHARACTERISTICS
VCC
TA = 25°C
TA 85°C
TA 125°C
Symbol
Parameter
Test Conditions
(V) Min Typ Max Min Max Min Max Unit
VT+ Positive Threshold
Voltage
3.0 1.20 1.40 1.60
4.5 1.58 1.74 2.00
5.5 1.79 1.94 2.10
1.6
2.0
2.0
1.6 V
2.0
2.0
VT– Negative Threshold
Voltage
3.0 0.35 0.76 0.93 0.35
4.5 0.5 1.01 1.18 0.5
5.5 0.6 1.13 1.29 0.6
0.35
0.5
0.6
V
VH Hysteresis Voltage
3.0 0.30 0.64 1.20 0.30 1.20 0.30 1.20
4.5 0.40 0.73 1.40 0.40 1.40 0.40 1.40
5.5 0.50 0.81 1.60 0.50 1.60 0.50 1.60
V
VOH
VOL
Minimum High–Level
Output Voltage
IOH = –50µA
VIN = VIH or VIL
IOH = –50µA
Maximum Low–Level
Output Voltage
IOH = –4mA
IOH = –8mA
VIN = VIH or VIL
IOL = 50µA
2.0 1.9 2.0 1.9 1.9
3.0 2.9 3.0 2.9 2.9
4.5 4.4 4.5 4.4 4.4
3.0 2.58
4.5 3.94
2.0 0.0
3.0 0.0
4.5 0.0
2.48 2.34
3.80 3.66
0.1 0.1 0.1
0.1 0.1 0.1
0.1 0.1 0.1
V
V
V
IOL = 4mA
IOL = 8mA
3.0
4.5
IIN Maximum Input VIN = 5.5V or GND 0 to
Leakage Current
5.5
V
0.36 0.44 0.52
0.36 0.44 0.52
±0.1 ±1.0 ±1.0 µA
ICC Maximum Quiescent VIN = VCC or GND
Supply Current
5.5
2.0 20 40 µA
ICCT
Quiescent Supply
Current
Input: VIN = 3.4V
5.5
1.35 1.50 1.65 mA
IOPD
Output Leakage
Current
VOUT = 5.5V
0.0
0.5 5.0 10 µA
AC ELECTRICAL CHARACTERISTICS (Cload = 50 pF, Input tr/tf = 3.0ns)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTA = 25°C
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
Parameter
Test Conditions
Min Typ Max
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPLH,
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPHL
Maximum
Propogation Delay, A
to Y
VCC = 3.3 ± 0.3V
VCC = 5.0 ± 0.5V
CL = 15 pF
CL = 50 pF
CL = 15 pF
CL = 50 pF
7.0 12.8
8.4 16.3
4.5 8.6
5.8 10.6
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCIN MaximumInput
Capacitance
5 10
TA 85°C
Min Max
1.0 15.0
1.0 18.5
1.0 10.0
1.0 12.0
10
TA 125°C
Min Max
1.0 17.0
1.0 20.5
1.0 11.5
1.0 13.5
10
Unit
ns
pF
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTypical @ 25°C, VCC = 5.0V
CPD
Power Dissipation Capacitance (Note 1.)
10 pF
1. CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.
Average operating current can be obtained by the equation: ICC(OPR) = CPD  VCC  fin + ICC. CPD is used to determine the no–load dynamic
power consumption; PD = CPD  VCC2  fin + ICC  VCC.
http://onsemi.com
3



No Preview Available !

MC74VHC1GT14
A
50%
Y
tPLH
50% VCC
3.0V
GND
tPHL
VOH
VOL
DEVICE
UNDER
TEST
TEST POINT
OUTPUT
CL*
*Includes all probe and jig capacitance
Figure 2. Switching Waveforms
Figure 3. Test Circuit
DEVICE ORDERING INFORMATION
Device Order Number
Circuit
Indicator
Temp
Range
Identifier
MC74VHC1GT14DFT1
MC
74
Device Nomenclature
Tech–
nology
Tape &
Input Device Package Reel Package
Type Function Suffix Suffix Type
Tape and Reel
Size
VHC1G T
14
SC–88A/
DF T1 SOT–353 7–Inch/3000 Unit
PACKAGE DIMENSIONS
A
G
SC–88A / SOT–353
DF SUFFIX
5–LEAD PACKAGE
CASE 419A–01
ISSUE B
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: MM.
V
54
S –B–
1 23
INCHES
DIM MIN MAX
A 0.071 0.087
B 0.045 0.053
C 0.031 0.043
D 0.004 0.012
G 0.026 BSC
H ––– 0.004
J 0.004 0.010
K 0.004 0.012
N 0.008 REF
S 0.079 0.087
V 0.012 0.016
MILLIMETERS
MIN MAX
1.80 2.20
1.15 1.35
0.80 1.10
0.10 0.30
0.65 BSC
––– 0.10
0.10 0.25
0.10 0.30
0.20 REF
2.00 2.20
0.30 0.40
D 5 PL
0.2 (0.008) M B M
0.5 mm (min)
H
C
N
J
K
ÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉÉ
ÉÉÉÉÉÉÉÉÉ
ÉÉÉÉÉÉÉÉÉ
1.9 mm
http://onsemi.com
4



MC74VHC1GT14 datasheet pdf
Download PDF
MC74VHC1GT14 pdf
View PDF for Mobile


Related : Start with MC74VHC1GT1 Part Numbers by
MC74VHC1GT125 Noninverting Buffer / CMOS Logic Level Shifter MC74VHC1GT125
ON Semiconductor
MC74VHC1GT125 pdf
MC74VHC1GT126 Noninverting Buffer / CMOS Logic Level Shifter MC74VHC1GT126
ON Semiconductor
MC74VHC1GT126 pdf
MC74VHC1GT14 Schmitt-Trigger Inverter/CMOS Logic Level Shifter MC74VHC1GT14
ON Semiconductor
MC74VHC1GT14 pdf
MC74VHC1GT14 Schmitt-Trigger Inverter/ CMOS Logic Level Shifter MC74VHC1GT14
ETL
MC74VHC1GT14 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact