MC74HC373A Datasheet PDF - Motorola

www.Datasheet-PDF.com

MC74HC373A
Motorola

Part Number MC74HC373A
Description Octal 3-State Non-Inverting Transparent Latch
Page 8 Pages


MC74HC373A datasheet pdf
Download PDF
MC74HC373A pdf
View PDF for Mobile

No Preview Available !

MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Octal 3-State Non-Inverting
Transparent Latch
High–Performance Silicon–Gate CMOS
The MC54/74HC373A is identical in pinout to the LS373. The device
inputs are compatible with standard CMOS outputs; with pullup resistors,
they are compatible with LSTTL outputs.
These latches appear transparent to data (i.e., the outputs change
asynchronously) when Latch Enable is high. When Latch Enable goes low,
data meeting the setup and hold time becomes latched.
The Output Enable input does not affect the state of the latches, but when
Output Enable is high, all device outputs are forced to the high–impedance
state. Thus, data may be latched even when the outputs are not enabled.
The HC373A is identical in function to the HC573A which has the data
inputs on the opposite side of the package from the outputs to facilitate PC
board layout.
The HC373A is the non–inverting version of the HC533A.
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0 µA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
Chip Complexity: 186 FETs or 46.5 Equivalent Gates
LOGIC DIAGRAM
DATA
INPUTS
D0 3
D1 4
D2 7
D3 8
D4 13
D5 14
D6 17
D7 18
2 Q0
5 Q1
6 Q2
9 Q3
12 Q4
15 Q5
16 Q6
19 Q7
NONINVERTING
OUTPUTS
LATCH ENABLE 11
OUTPUT ENABLE 1
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎDesign Criteria
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎInternal Gate Count*
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎInternal Gate Propagation Delay
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎInternal Gate Power Dissipation
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSpeed Power Product
PIN 20 = VCC
PIN 10 = GND
Value
46.5
1.5
5.0
0.0075
Units
ea
ns
µW
pJ
* Equivalent to a two–input NAND gate.
MC54/74HC373A
20
1
J SUFFIX
CERAMIC PACKAGE
CASE 732–03
20
1
20
1
N SUFFIX
PLASTIC PACKAGE
CASE 738–03
DW SUFFIX
SOIC PACKAGE
CASE 751D–04
20
1
SD SUFFIX
SSOP PACKAGE
CASE 940C–03
20
1
DT SUFFIX
TSSOP PACKAGE
CASE 948E–02
ORDERING INFORMATION
MC54HCXXXAJ
Ceramic
MC74HCXXXAN
Plastic
MC74HCXXXADW SOIC
MC74HCXXXASD SSOP
MC74HCXXXADT
TSSOP
PIN ASSIGNMENT
OUTPUT 1
ENABLE
Q0 2
20 VCC
19 Q7
D0 3
18 D7
D1 4
17 D6
Q1 5
16 Q6
Q2 6
15 Q5
D2 7
14 D5
D3 8
13 D4
Q3 9
GND 10
12 Q4
11 LATCH
ENABLE
FUNCTION TABLE
Inputs
Output
Output Latch
Enable Enable D
Q
L HH H
L HL L
L L X No Change
H XX Z
X = Don’t Care
Z = High Impedance
3/97
© Motorola, Inc. 1997
1
REV 7



No Preview Available !

MC54/74HC373A
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎMAXIMUM RATINGS*
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
Parameter
Value
Unit
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVCC
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVin
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVout
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎIin
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎIout
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎICC
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎPD
DC Supply Voltage (Referenced to GND)
– 0.5 to + 7.0
V
DC Input Voltage (Referenced to GND)
DC Output Voltage (Referenced to GND)
DC Input Current, per Pin
– 0.5 to VCC + 0.5
– 0.5 to VCC + 0.5
± 20
V
V
mA
DC Output Current, per Pin
± 35 mA
DC Supply Current, VCC and GND Pins
Power Dissipation in Still Air, Plastic or Ceramic DIP†
SOIC Package†
SSOP or TSSOP Package†
± 75
750
500
450
mA
mW
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTstg Storage Temperature
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTL Lead Temperature, 1 mm from Case for 10 Seconds
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ(Plastic DIP, SOIC, SSOP or TSSOP Package)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ(Ceramic DIP)
– 65 to + 150
260
300
_C
_C
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ* Maximum Ratings are those values beyond which damage to the device may occur.
This device contains protection
circuitry to guard against damage
due to high static voltages or electric
fields. However, precautions must
be taken to avoid applications of any
voltage higher than maximum rated
voltages to this high–impedance cir-
cuit. For proper operation, Vin and
v vVout should be constrained to the
range GND (Vin or Vout) VCC.
Unused inputs must always be
tied to an appropriate logic voltage
level (e.g., either GND or VCC).
Unused outputs must be left open.
Functional operation should be restricted to the Recommended Operating Conditions.
†Derating — Plastic DIP: – 10 mW/_C from 65_ to 125_C
Ceramic DIP: – 10 mW/_C from 100_ to 125_C
SOIC Package: – 7 mW/_C from 65_ to 125_C
SSOP or TSSOP Package: – 6.1 mW/_C from 65_ to 125_C
For high frequency or heavy load considerations, see Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
RECOMMENDED OPERATING CONDITIONS
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
Parameter
Min Max Unit
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVCC DC Supply Voltage (Referenced to GND)
2.0 6.0 V
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVin, Vout DC Input Voltage, Output Voltage (Referenced to GND) 0 VCC V
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTA Operating Temperature, All Package Types
– 55 + 125 _C
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtr, tf Input Rise and Fall Time
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ(Figure 1)
VCC = 2.0 V 0 1000 ns
VCC = 4.5 V 0
500
VCC = 6.0 V 0
400
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVIH
Parameter
Minimum High–Level Input
Voltage
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVIL MaximumLow–LevelInput
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVoltage
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVOH
Minimum High–Level Output
Voltage
Test Conditions
vVout = VCC – 0.1 V
|Iout| 20 µA
vVout = 0.1 V
|Iout| 20 µA
vVin = VIH
|Iout| 20 µA
Vin = VIH
v|Iout|
v|Iout|
v|Iout|
2.4 mA
6.0 mA
7.8 mA
VCC
V
2.0
3.0
4.5
6.0
2.0
3.0
4.5
6.0
2.0
4.5
6.0
3.0
4.5
6.0
Guaranteed Limit
v v– 55 to
25_C
85_C
125_C
1.5 1.5 1.5
2.1 2.1 2.1
3.15 3.15 3.15
4.2 4.2 4.2
0.5 0.5 0.5
0.9 0.9 0.9
1.35 1.35 1.35
1.8 1.8 1.8
1.9 1.9 1.9
4.4 4.4 4.4
5.9 5.9 5.9
2.48 2.34
3.98 3.84
5.48 5.34
2.2
3.7
5.2
Unit
V
V
V
MOTOROLA
2 High–Speed CMOS Logic Data
DL129 — Rev 6



No Preview Available !

MC54/74HC373A
DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎGuaranteed Limit
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
Parameter
Test Conditions
VCC
V
– 55 to
25_C
v v85_C
125_C Unit
VOL
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎIin
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎIOZ
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎICC
Maximum Low–Level Output
Voltage
vVin = VIL
|Iout| 20 µA
Maximum Input Leakage Current
Maximum Three–State Leakage
Current
Maximum Quiescent Supply
Current (per Package)
Vin = VIL
v|Iout|
v|Iout|
v|Iout|
2.4 mA
6.0 mA
7.8 mA
Vin = VCC or GND
Output in High–Impedance State
Vin = VIL or VIH
Vout = VCC or GND
Vin = VCC or GND
Iout = 0 µA
2.0
4.5
6.0
3.0
4.5
6.0
6.0
6.0
6.0
0.1
0.1
0.1
0.26
0.26
0.26
± 0.1
± 0.5
4.0
0.1
0.1
0.1
0.33
0.33
0.33
± 1.0
± 5.0
40
0.1
0.1
0.1
0.4
0.4
0.4
± 1.0
± 10
160
V
µA
µA
µA
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎNOTE: Information on typical parametric values can be found in Chapter 2 of the Motorola High–Speed CMOS Data Book (DL129/D).
AC ELECTRICAL CHARACTERISTICS (CL = 50 pF, Input tr = tf = 6.0 ns)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎSymbol
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPLH
tPHL
Parameter
Maximum Propagation Delay, Input D to Q
(Figures 1 and 5)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPLH
tPHL
Maximum Propagation Delay, Latch Enable to Q
(Figures 2 and 5)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPLZ
tPHZ
Maximum Propagation Delay, Output Enable to Q
(Figures 3 and 6)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPZL
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtPZH
Maximum Propagation Delay, Output Enable to Q
(Figures 3 and 6)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtTLH
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎtTHL
Maximum Output Transition Time, Any Output
(Figures 1 and 5)
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCin
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎCout
Maximum Input Capacitance
Maximum Three–State Output Capacitance
(Output in High–Impedance State)
VCC
V
2.0
3.0
4.5
6.0
2.0
3.0
4.5
6.0
2.0
3.0
4.5
6.0
2.0
3.0
4.5
6.0
2.0
3.0
4.5
6.0
Guaranteed Limit
v v– 55 to
25_C
85_C
125_C
125 155 190
80 110 130
25 31 38
21 26 32
140 175 210
90 120 140
28 35 42
24 30 36
150 190 225
100 125 150
30 38 45
26 33 38
150 190 225
100 125 150
30 38 45
26 33 38
60 75 90
23 27 32
12 15 18
10 13 15
10 10 10
15 15 15
Unit
ns
ns
ns
ns
ns
pF
pF
NOTE: For propagation delays with loads other than 50 pF, and information on typical parametric values, see Chapter 2 of the Motorola High–
Speed CMOS Data Book (DL129/D).
Typical @ 25°C, VCC = 5.0 V
CPD
Power Dissipation Capacitance (Per Enabled Output)*
36 pF
* Used to determine the no–load dynamic power consumption: PD = CPD VCC2f + ICC VCC. For load considerations, see Chapter 2 of the
Motorola High–Speed CMOS Data Book (DL129/D).
High–Speed CMOS Logic Data
DL129 — Rev 6
3
MOTOROLA



No Preview Available !

MC54/74HC373A
ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎTSIMyÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎttrmttsI,whNutbfÎÎÎÎÎÎÎÎGoÎÎÎÎÎÎÎÎÎlRÎÎÎÎEÎÎÎÎÎÎÎÎÎÎÎÎÎMMMMQiiiannnxUiiiÎÎÎÎmmmÎÎÎÎÎÎÎÎÎÎÎÎiÎmIuuuRummmEmÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎMPSHInueoEpltlÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎsduNueptTTWRTiSmÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎiiimsde(etC,ehaL,ÎÎÎÎLÎÎÎÎÎÎÎÎÎÎÎÎPÎ,naILna=dtacpra5tFhuÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎcm0athEDlpelnETFtÎÎÎÎatÎÎÎÎÎÎÎÎÎÎÎÎÎne,oibmarIlnLbeepalÎÎÎÎÎÎÎÎÎÎÎÎsÎÎÎÎÎetutocthItnrÎÎÎÎEÎÎÎÎÎÎÎÎÎÎÎÎÎp=nutatfbDÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ=le6.0ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎns)ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎF4421igÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ. ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎVV2346234623462346oC................l0050005000500050CtÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎs ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎM5555552262115......i500320000000n5ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎto 21ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎM854Î50000_a0000Cx0ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎGuaMÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ665555327211Îr.....iv055753a000000nnÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎt8Îe5e_1Md854C0ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ000ÎaL0000xi0mÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎit M875555439311ÎÎÎÎvÎÎÎÎÎÎÎÎÎÎÎÎ......iÎ000285000000n12ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ51M_8540C000aÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ0Î000x0 ÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎUnnnnnssssÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎiÎt
SWITCHING WAVEFORMS
tr
INPUT D
tPLH
Q
90%
50%
10%
90%
50%
10%
tTLH
tf
VCC
GND
tPHL
tTHL
LATCH ENABLE
Q
tw
50%
tPLH
tPHL
50%
VCC
GND
Figure 1.
Figure 2.
OUTPUT
ENABLE
Q
Q
50%
tPZL tPLZ
50%
tPZH tPHZ
1.3 V
VCC
GND
HIGH
IMPEDANCE
10% VOL
90% VOH
HIGH
IMPEDANCE
INPUT D
LATCH ENABLE
VALID
50%
tsu th
50%
VCC
GND
VCC
GND
Figure 3.
Figure 4.
MOTOROLA
4 High–Speed CMOS Logic Data
DL129 — Rev 6



MC74HC373A datasheet pdf
Download PDF
MC74HC373A pdf
View PDF for Mobile


Related : Start with MC74HC373 Part Numbers by
MC74HC373A Octal 3-State Non-Inverting Transparent Latch MC74HC373A
Motorola
MC74HC373A pdf
MC74HC373A Octal 3-State Non-Inverting Transparent Latch MC74HC373A
ON Semiconductor
MC74HC373A pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact