To provide the most up-to-date information, the revision of our documents on the World Wide Web will be
the most current. Your printed copy may be an earlier revision. To verify you have the latest information
available, refer to:
The following revision history table summarizes changes contained in this document.
corrected MC3S12RG128 block diagram
updated SCIV2 chapter
corrected MC3S12R64 memory map diagram, added warning about 8K RAM
updated MSCANV2 chapter
updated ROM64KX16, SCI chapters
updated electrical speciﬁcation
updated ATD10B8C, IIC chapters
corrected duplicated offsets in device register map
removed references to the INITEE register and marked it as “reserved” (there
is no EEPROM on this device)
ﬁxed text formats and PDF bookmarks for ATD10B8C chapter
Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc.
This product incorporates SuperFlash® technology licensed from SST.
© Freescale Semiconductor, Inc., 2005, 2006. All rights reserved.
MC3S12RG128 Data Sheet, Rev. 1.06