M-8888 Datasheet PDF - Clare Inc.


Clare Inc.

Part Number M-8888
Description DTMF Transceiver
Page 14 Pages

M-8888 datasheet pdf
View PDF for PC
M-8888 pdf
View PDF for Mobile

No Preview Available !

· Advanced CMOS technology for low power con-
sumption and increased noise immunity
· Complete DTMF transmitter/receiver in a single
Standard 8051, 8086/8 microprocessor port
· Central office quality and performance
· Adjustable guard time
· Automatic tone burst mode
· Call progress mode
· Single +5 Volt power supply
· 20-pin DIP and SOIC packages
· 2 MHz microprocessor port operation
·· Inexpensive 3.58 MHz crystal
Paging systems
· Repeater systems/mobile radio
· Interconnect dialers
· PBX systems
· Computer systems
· Fax machines
· Pay telephone
·· Credit card verification
DTMF Transceiver
The M-8888 is a complete DTMF Transmitter
Receiver that features adjustable guard time, auto-
matic tone burst mode, call progress mode, and a fully
compatible 8051, 8086/8 microprocessor interface.
The receiver portion is based on the industry standard
M-8870 DTMF Receiver, while the transmitter uses a
switched-capacitor digital-to-analog converter for low-
distortion, highly accurate DTMF signaling. Tone
bursts can be transmitted with precise timing by mak-
ing use of the automatic tone burst mode. To analyze
call progress tones, a call progress filter can be select-
ed by an external microprocessor.
Ordering Information
Part #
20-pin plastic DIP
M-8888-01SM 20-pin plastic SOIC
20-pin plastic SOIC,Tape and Reel
Pin Connections
Block Diagram

No Preview Available !

Single-Ended Input Configuration
Differential Input Configuration
Functional Description
M-8888 functions consist of a high-performance
DTMF receiver with an internal gain setting amplifier
and a DTMF generator that contains a tone burst
counter for generating precise tone bursts and paus-
es. The call progress mode, when selected, allows the
detection of call progress tones. A standard 8051,
8086/8 series microprocessor interface allows access
to an internal status register, two control registers, and
two data registers.
ing the amplifier inputs at VDD/2. Provisions are made
for the connection of a feedback resistor to the op-amp
output (GS) for gain adjustment. In a single-ended
configuration, the input pins should be connected as
shown in the Single-Ended Input Configuration above.
Differential Input Configuration above shows the nec-
essary connections for a differential input configura-
Input Configuration
The input arrangement consists of a differential input
operational amplifier and bias sources (VREF) for bias-
Receiver Section
The low and high group tones are separated by apply-
ing the DTMF signal to the inputs of two sixth-order
Pin Functions
Noninverting op-amp input.
Inverting op-amp input.
Gain select. Gives access to output of front end differential amplifier for connection of feedback resistor.
Reference voltage output. Nominally VDD/2 is used to bias inputs at mid-rail.
Negative power supply input.
DTMF clock/oscillator input.
Clock output. A 3.5795 MHz crystal connected between OSC1 and OSC2 completes the internal oscillator circuit.
Dual tone multifrequency (DTMF) output.
Write input. A low on this pin when CS is low enables data transfer from the microprocessor. TTL compatible.
Chip select. TTL input (CS = 0 to select the chip).
Register select input. See Internal Register Functions on page 7. TTL compatible.
Read input. A low on this pin when CS is low enables data transfer to the microprocessor. TTL compatible..
Interrupt request to microprocessor (open-drain output). Also, when call progress (CP) mode has been selected and
interrupt enabled, the IRQ/CP pin will output a rectangular wave signal representative of the input signal applied at the
input op-amp. The input signal must be within the bandwidth limits of the call progress filter. See Timing Diagrams on
page 11.
Microprocessor data bus. TTL compatible.
Early steering output. Presents a logic high once the digital algorithm has detected a valid tone pair (signal condition).
Any momentary loss of signal condition will cause ESt to return to a logic low.
Steering input/guard time output (bidirectional). A voltage greater than VTSt detected at St causes the device to register
the detected tone pair and update the output latch. A voltage less than VTSt frees the device to accept a new tone pair. The
GT output acts to reset the external steering time-constant; its state is a function of ESt and the voltage on St.
Positive power supply input.
Rev. 1

No Preview Available !

switched capacitor bandpass filters with bandwidths
that correspond to the low and high group frequencies
listed in the Tone Encoding/Decoding below. The low
group filter incorporates notches at 350 and 440 Hz,
providing excellent dial tone rejection. Each filter out-
put is followed by a single-order switched capacitor fil-
ter that smoothes the signals prior to limiting. Limiting
is performed by high-gain comparators with hysteresis
to prevent detection of unwanted low-level signals.
The comparator outputs provide full-rail logic swings
at the incoming DTMF signal frequencies.
A decoder employs digital counting techniques to
determine the frequencies of the incoming tones, and
to verify that they correspond to standard DTMF fre-
quencies. A complex averaging algorithm protects
against tone simulation by extraneous signals (such
as voice), while tolerating small deviations in frequen-
cy. The algorithm provides an optimum combination of
immunity to talkoff with tolerance to interfering fre-
quencies (third tones) and noise. When the detector
recognizes the presence of two valid tones (referred to
as signal condition), the early steering (ESt) output
goes to an active state. Any subsequent loss of signal
condition will cause ESt to assume an inactive state.
Tone Encoding/Decoding
1209 1
697 1336 2
697 1477 3
770 1209 4
770 1336 5
770 1477 6
852 1209 7
852 1336 8
852 1477 9
941 1336 0
941 1209 *
941 1477 #
697 1633 A
770 1633 B
852 1633 C
941 1633 D
0 = logic low, 1 = logic high
D2 D1
Basic Steering Circuit
by an external RC time constant driven by ESt. A logic
high on ESt causes VC (see the Basic Steering Circuit
above) to rise as the capacitor discharges. Provided
that the signal condition is maintained (ESt remains
high) for the validation period (tGTP), VC reaches the
threshold (VTSt) of the steering logic to register the
tone pair, latching its corresponding 4-bit code (see
the Tone Encoding/Decoding on left) into the receive
data register.
At this point the StGT output is activated and drives VC
to VDD. StGT continues to drive high as long as ESt
remains high. Finally, after a short delay to allow the
output latch to settle, the delayed steering output flag
goes high, signaling that a received tone pair has
been registered. It is possible to monitor the status of
the delayed steering flag by checking the appropriate
bit in the status register. If interrupt mode has been
selected, the IRQ/CP pin will pull low when the
delayed steering flag is active.
The contents of the output latch are updated on an
active delayed steering transition. This data is pre-
sented to the 4-bit bidirectional data bus when the
receive data register is read. The steering circuit works
in reverse to validate the interdigit pause between sig-
nals. Thus, as well as rejecting signals too short to be
considered valid, the receiver will tolerate signal inter-
ruptions (dropout) too short to be considered a valid
pause. This capability, together with the ability to
select the steering time constants externally, allows
the designer to tailor performance to meet a wide vari-
ety of system requirements.
Steering Circuit:
Before a decoded tone pair is registered, the receiver
checks for a valid signal duration (referred to as “char-
acter recognition condition”). This check is performed
Guard Time Adjustment: The simple steering circuit
shown in the Basic Steering Circuit above is adequate
for most applications. Component values are chosen
according to the formula:
tREC = tDP + tGTP
TID = tDA + tGTA
Rev. 1 www.clare.com

No Preview Available !

Guard Time Adjustment
Call Progress Response
The value of tDP is a device parameter and tREC is the
minimum signal duration to be recognized by the
receiver. A value for C1 of 0.1 µF is recommended for
most applications, leaving R1 to be selected by the
designer. Different steering arrangements may be
used to select independently the guard times for tone
present (tGTP) and tone absent (tGTA). This may be nec-
essary to meet system specifications that place both
accept and reject limits on both tone duration and inter-
digit pause. Guard time adjustment also allows the
designer to tailor system parameters such as talkoff
and noise immunity. Increasing tREC improves talkoff
performance since it reduces the probability that tones
simulated by speech will maintain signal condition long
enough to be registered. Alternatively, a relatively short
tREC with a long tDO would be appropriate for extreme-
ly noisy environments where fast acquisition time and
immunity to tone dropouts are required. Design infor-
mation for guard time adjustment is shown in the
Guard Time Adjustment above.
Call Progress Filter
A call progress (CP) mode can be selected, allowing
the detection of various tones that identify the progress
of a telephone call on the network. The call progress
tone input and DTMF input are common; however, call
progress tones can only be detected when the CP
mode has been selected. DTMF signals cannot be
detected if the CP mode has been selected (see the
Actual Frequencies vs Standard Requirements on
page 5). The Call Progress Response above indicates
the useful detect bandwidth of the call progress filter.
Frequencies presented to the input (IN+ and IN-) that
are within the accept bandwidth limits of the filter are
hard-limited by a high-gain comparator with the
IRQ/CP pin serving as the output. The square wave
output obtained from the schmitt trigger can be ana-
yzed by a microprocessor or counter arrangement to
determine the nature of the call progress tone being
detected. Frequencies in the reject area will not be
detected, and consequently there will be no activity on
IRQ/CP as a result of these frequencies.
DTMF Generator
The DTMF transmitter used in the M-8888 is capable
of generating all 16 standard DTMF tone pairs with low
distortion and high accuracy. All frequencies are
derived from an external 3.58 MHz crystal. The sinu-
soidal waveforms for the individual tones are digitally
synthesized using row and column programmable
dividers and switched capacitor digital-to-analog con-
verters. The row and column tones are mixed and fil-
tered, providing a DTMF signal with low total harmonic
distortion and high accuracy. To specify a DTMF sig-
nal, data conforming to the encoding format shown in
the Tone Encoding/Decoding Table on page 3 must be
written to the transmit data register. Note that this is the
same as the receiver output code. The individual tones
that are generated (fLOW and fHIGH) are referred to as
low-group and high-group tones. Typically, the high-
group to low-group amplitude ratio (twist) is 2 dB to
compensate for high-group attenuation on long loops.
During write operations to the transmit data register, 4-
bit data on the bus is latched and converted to a 2 of 8
code for use by the programmable divider circuitry to
specify a time segment length that will ultimately deter-
mine the tone frequency. The number of time seg-
ments is fixed at 32, but the frequency is varied by
varying the segment length. When the divider reaches
the appropriate count as determined by the input code,
a reset pulse is issued and the counter starts again.
Rev. 1

M-8888 datasheet pdf
Download PDF
M-8888 pdf
View PDF for Mobile

Similiar Datasheets : M-8870 M-8880 M-8888 M-88L70

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact