J113 Datasheet PDF - ON Semiconductor


www.Datasheet-PDF.com

J113
ON Semiconductor

Part Number J113
Description JFET Chopper Transistors
Page 4 Pages

J113 datasheet pdf
View PDF for PC
J113 pdf
View PDF for Mobile


No Preview Available !

ON Semiconductort
JFET Chopper Transistors
N–Channel — Depletion
3
GATE
1 DRAIN
MAXIMUM RATINGS
Rating
Drain–Gate Voltage
Gate–Source Voltage
Gate Current
Total Device Dissipation @ TA = 25°C
Derate above 25°C
Lead Temperature
Operating and Storage Junction
Temperature Range
Symbol
VDG
VGS
IG
PD
TL
TJ, Tstg
2 SOURCE
Value
Unit
–35 Vdc
–35 Vdc
50 mAdc
350 mW
2.8 mW/°C
300
–65 to +150
°C
°C
J111
J112
J113
1
2
3
CASE 29–11, STYLE 5
TO–92 (TO–226AA)
ELECTRICAL CHARACTERISTICS (TA = 25°C unless otherwise noted)
Characteristic
OFF CHARACTERISTICS
Gate–Source Breakdown Voltage
(IG = –1.0 µAdc)
Gate Reverse Current
(VGS = –15 Vdc)
Gate Source Cutoff Voltage
(VDS = 5.0 Vdc, ID = 1.0 µAdc)
J111
J112
J113
Drain–Cutoff Current
(VDS = 5.0 Vdc, VGS = –10 Vdc)
ON CHARACTERISTICS
Zero–Gate–Voltage Drain Current(1)
(VDS = 15 Vdc)
J111
J112
J113
Static Drain–Source On Resistance
(VDS = 0.1 Vdc)
J111
J112
J113
Drain Gate and Source Gate On–Capacitance
(VDS = VGS = 0, f = 1.0 MHz)
Drain Gate Off–Capacitance
(VGS = –10 Vdc, f = 1.0 MHz)
Source Gate Off–Capacitance
(VGS = –10 Vdc, f = 1.0 MHz)
1. Pulse Width = 300 µs, Duty Cycle = 3.0%.
Symbol
V(BR)GSS
IGSS
VGS(off)
ID(off)
IDSS
rDS(on)
Cdg(on)
+
Csg(on)
Cdg(off)
Csg(off)
© Semiconductor Components Industries, LLC, 2001
June, 2001 – Rev. 1
1
Min
35
ā3.0
ā1.0
ā0.5
Max
ā1.0
ā10
ā5.0
ā3.0
1.0
Unit
Vdc
nAdc
Vdc
nAdc
mAdc
20 —
5.0 —
2.0 —
— 30
— 50
— 100
— 28
pF
— 5.0
— 5.0
pF
pF
Publication Order Number:
J111/D



No Preview Available !

J111 J112 J113
TYPICAL SWITCHING CHARACTERISTICS
1000
500
200 RK = RD
100
50
TJ = 25°C
J111 VGS(off) = 12 V
J112 = 7.0 V
J113 = 5.0 V
20
10
5.0 RK = 0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30
Figure 1. Turn–On Delay Time
50
1000
500
200
RK = RD
TJ = 25°C
J111 VGS(off) = 12 V
J112 = 7.0 V
J113 = 5.0 V
100
50
20
10 RK = 0
5.0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
Figure 2. Rise Time
20 30
50
1000
500
TJ = 25°C
J111 VGS(off) = 12 V
200 J112 = 7.0 V
100 J113 = 5.0 V
50 RK = RD
20
10
5.0 RK = 0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30
Figure 3. Turn–Off Delay Time
50
1000
500
RK = RD
TJ = 25°C
J111 VGS(off) = 12 V
200 J112 = 7.0 V
100 J113 = 5.0 V
50
20 RK = 0
10
5.0
2.0
1.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
Figure 4. Fall Time
20 30 50
RGEN
50
VGEN
+VDD
SET VDS(off) = 10 V
INPUT RK
RD
RT
RGG
50
VGG
50
OUTPUT
INPUT PULSE
tr 0.25 ns
tf 0.5 ns
PULSE WIDTH = 2.0 µs
DUTY CYCLE 2.0%
RGG & RK
RDȀ
+
RD(RT ) 50)
RD ) RT ) 50
Figure 5. Switching Time Test Circuit
NOTE 1
The switching characteristics shown above were measured using a test cir-
cuit similar to Figure 5. At the beginning of the switching interval, the gate
voltage is at Gate Supply Voltage (–VGG). The Drain–Source Voltage
(VDS) is slightly lower than Drain Supply Voltage (VDD) due to the voltage
divider. Thus Reverse Transfer Capacitance (Crss) or Gate–Drain Capaci-
tance (Cgd) is charged to VGG + VDS.
During the turn–on interval, Gate–Source Capacitance (Cgs) discharges
through the series combination of RGen and RK. Cgd must discharge to
VDS(on) through RG and RK in series with the parallel combination of ef-
fective load impedance (RD) and Drain–Source Resistance (rds). During
the turn–off, this charge flow is reversed.
Predicting turn–on time is somewhat difficult as the channel resistance
rds is a function of the gate–source voltage. While Cgs discharges, VGS ap-
proaches zero and rds decreases. Since Cgd discharges through rds, turn–on
time is non–linear. During turn–off, the situation is reversed with rds in-
creasing as Cgd charges.
The above switching curves show two impedance conditions; 1) RK is
equal to RD, which simulates the switching behavior of cascaded stages
where the driving source impedance is normally the load impedance of the
previous stage, and 2) RK = 0 (low impedance) the driving source imped-
ance is that of the generator.
http://onsemi.com
2



No Preview Available !

J111 J112 J113
20
J112
10 J113
7.0
J111
5.0 Tchannel = 25°C
VDS = 15 V
3.0
2.0
0.5 0.7 1.0
2.0 3.0 5.0 7.0 10
ID, DRAIN CURRENT (mA)
20 30 50
Figure 6. Typical Forward Transfer Admittance
15
10
Cgs
7.0
5.0 Cgd
3.0 Tchannel = 25°C
2.0 (Cds IS NEGLIGIBLE)
1.5
1.0
0.03 0.05 0.1
0.3 0.5 1.0
3.0 5.0
VR, REVERSE VOLTAGE (VOLTS)
10
Figure 7. Typical Capacitance
30
200
IDSS 25 50ĂmA 75ĂmA 100ĂmA
= 10 mA
160 mA
125ĂmA
120
80
40 Tchannel = 25°C
0
0 1.0 2.0 3.0 4.0 5.0 6.0 7.0 8.0
VGS, GATE-SOURCE VOLTAGE (VOLTS)
Figure 8. Effect of Gate–Source Voltage
On Drain–Source Resistance
2.0
1.8
ID = 1.0 mA
VGS = 0
1.6
1.4
1.2
1.0
0.8
0.6
0.4
-ā70
-ā40 -ā10 20 50 80 110 140
Tchannel, CHANNEL TEMPERATURE (°C)
Figure 9. Effect of Temperature On
Drain–Source On–State Resistance
170
100
90
Tchannel = 25°C
10
9.0
80 8.0
70 rDS(on) @ VGS = 0
60
50
VGS(off)
7.0
6.0
5.0
40 4.0
30 3.0
20 2.0
10 1.0
00
10 20 30 40 50 60 70 80 90 100 110 120 130 140 150
IDSS, ZERO-GATE-VOLTAGE DRAIN CURRENT (mA)
Figure 10. Effect of IDSS On Drain–Source
Resistance and Gate–Source Voltage
NOTE 2
The Zero–Gate–Voltage Drain Current (IDSS), is the principle de-
terminant of other J-FET characteristics. Figure 10 shows the
relationship of Gate–Source Off Voltage (VGS(off) and Drain–
Source On Resistance (rds(on)) to IDSS. Most of the devices will
be within ±10% of the values shown in Figure 10. This data will
be useful in predicting the characteristic variations for a given
part number.
For example:
Unknown
rds(on) and VGS range for an J112
The electrical characteristics table indicates that an J112 has
an IDSS range of 25 to 75 mA. Figure 10, shows rds(on) =52 Ohms
for IDSS = 25 mA and 30 Ohms for IDSS = 75 mA. The corre-
sponding VGS values are 2.2 volts and 4.8 volts.
http://onsemi.com
3



No Preview Available !

A
R
SEATING
PLANE
B
P
L
K
XX
H
V
G
C
1
N
N
J111 J112 J113
PACKAGE DIMENSIONS
TO–92 (TO–226)
CASE 29–11
ISSUE AL
D
J
SECTION X–X
NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R
IS UNCONTROLLED.
4. LEAD DIMENSION IS UNCONTROLLED IN P AND
BEYOND DIMENSION K MINIMUM.
INCHES
DIM MIN MAX
A 0.175 0.205
B 0.170 0.210
C 0.125 0.165
D 0.016 0.021
G 0.045 0.055
H 0.095 0.105
J 0.015 0.020
K 0.500 ---
L 0.250 ---
N 0.080 0.105
P --- 0.100
R 0.115 ---
V 0.135 ---
MILLIMETERS
MIN MAX
4.45 5.20
4.32 5.33
3.18 4.19
0.407 0.533
1.15 1.39
2.42 2.66
0.39 0.50
12.70 ---
6.35 ---
2.04 2.66
--- 2.54
2.93 ---
3.43 ---
Thermal Clad is a trademark of the Bergquist Company.
ON Semiconductor and
are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes
without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular
purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability,
including without limitation special, consequential or incidental damages. “Typical” parameters which may be provided in SCILLC data sheets and/or
specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including “Typicals” must be
validated for each customer application by customer’s technical experts. SCILLC does not convey any license under its patent rights nor the rights of others.
SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or
death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold
SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable
attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim
alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.
PUBLICATION ORDERING INFORMATION
Literature Fulfillment:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada
Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada
Email: ONlit@hibbertco.com
N. American Technical Support: 800–282–9855 Toll Free USA/Canada
JAPAN: ON Semiconductor, Japan Customer Focus Center
4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031
Phone: 81–3–5740–2700
Email: r14525@onsemi.com
ON Semiconductor Website: http://onsemi.com
For additional information, please contact your local
Sales Representative.
http://onsemi.com
4
J111/D




J113 datasheet pdf
Download PDF
J113 pdf
View PDF for Mobile


Similiar Datasheets : J105 J105 J106 J106 J107 J107 J107 J108 J108 J108 J108 J108 J108 J108 J108 J108-110 J109 J109 J109 J109 J109 J109 J109 J110 J110 J110 J110 J110 J110 J110

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact