ICS952802 Datasheet PDF - Integrated Circuit Systems

www.Datasheet-PDF.com

ICS952802
Integrated Circuit Systems

Part Number ICS952802
Description Programmable Timing Control Hu for P4 processor
Page 19 Pages


ICS952802 datasheet pdf
Download PDF
ICS952802 pdf
View PDF for Mobile


No Preview Available !

Integrated
Circuit
Systems, Inc.
ICS952802
Advance Information
Programmable Timing Control Hub™ for P4™ processor
Recommended Application:
SiS755/760 style chipset for AMD K8 Processor
Output Features:
• 2 - Pairs of differential push-pull K8CPU outputs
• 10 - PCICLK @ 3.3V
• 2 - AGPCLK @ 3.3V
• 3 - REF @ 3.3V
• 2 - ZCLK @ 3.3V
• 1 - 24_48MHz @ 3.3V
• 1 - 12_48MHz @ 3.3V
• 1 - PCI_12MHz @ 3.3V
Key Specifications:
• CPU Output Jitter <250ps
• AGP Output Jitter <250ps
Features/Benefits:
• Selectable synchronous/asynchronous AGP/PCI/ZCLK
frequency
• Linear Programmable output frequency.
• Programmable output divider ratios.
• Programmable output rise/fall time.
• Programmable output skew.
• Programmable spread percentage for EMI control.
• Watchdog timer technology and system reset function
• Programmable watch dog safe frequency.
• Support I2C Index read/write and block read/write
operations.
• Uses external 14.318MHz reference input.
Functionality
Bit4 Bit3 Bit2 Bit1 Bit0 CPU ZCLK AGP
FS4 FS3 FS2 FS1 FS0 MHz MHz MHz
0 0 0 0 0 160.00 106.66 53.33
0 0 0 0 1 200.00 133.33 66.67
0 0 0 1 0 200.00 133.33 66.67
0 0 0 1 1 200.00 160.00 66.67
0 0 1 0 0 186.66 106.67 53.33
0 0 1 0 1 233.33 133.33 66.67
0 0 1 1 0 233.33 133.33 66.67
0 0 1 1 1 233.33 155.55 66.67
0 1 0 0 0 213.34 106.66 53.33
0 1 0 0 1 266.67 133.33 66.67
0 1 0 1 0 266.67 133.33 66.67
0 1 0 1 1 266.67 160.00 66.67
0 1 1 0 0 133.34 106.66 53.33
0 1 1 0 1 166.67 133.33 66.67
0 1 1 1 0 166.67 133.33 66.67
0 1 1 1 1 166.67 166.66 66.67
1 0 0 0 0 206.00 137.33 68.67
1 0 0 0 1 210.00 140.00 70.00
1 0 0 1 0 202.00 134.66 67.33
1 0 0 1 1 202.00 161.60 67.33
1 0 1 0 0 240.33 137.33 68.67
1 0 1 0 1 245.00 140.00 70.00
1 0 1 1 0 235.66 134.67 67.33
1 0 1 1 1 235.66 157.11 67.33
1 1 0 0 0 106.66 106.66 53.33
1 1 0 0 1 133.33 133.33 66.67
1 1 0 1 0 133.33 133.33 66.67
1 1 0 1 1 133.33 177.77 66.67
1 1 1 0 0 171.67 137.33 68.67
1 1 1 0 1 175.00 140.00 70.00
1 1 1 1 0 168.34 134.66 67.33
1 1 1 1 1 168.34 168.33 67.33
PCI
MHz
26.66
33.33
33.33
33.33
26.66
33.33
33.33
33.33
26.66
33.33
33.33
33.33
26.66
33.33
33.33
33.33
34.33
35.00
33.66
33.66
34.33
35.00
33.66
33.66
26.66
33.33
33.33
33.33
34.33
35.00
33.66
33.66
Pin Configuration
VDDREF 1
48 CPU_STOP#/Reset#*
*FS0/REF0 2
47 GNDCPU
**FS1/REF1 3
46 CPUCLK8T1
**FS2/REF2 4
GNDREF 5
45 CPUCLK8C1
44 VDDCPU
X1 6
43 VDDCPU
X2 7
42 CPUCLK8T0
GNDZ 8
ZCLK0 9
ZCLK1 10
VDDZ 11
*PCI_STOP#/PCICLK8 12
41 CPUCLK8C0
40 GNDCPU
39 AGND
38 AVDD
37 PD#*
**FS3/PCICLK_F0 13
**FS4/PCICLK_F1 14
36 GNDAGP
35 AGPCLK0
VDDPCI 15
GNDPCI 16
PCICLK0 17
PCICLK1 18
PCICLK2 19
PCICLK3 20
PCICLK4 21
PCICLK5 22
34 AGPCLK1
33 VDDAGP
32 SCLK
31 AVDD48
30 12_48MHz/SEL12_48#**
29 24_48MHz/SEL24_48#*~
28 GND48
27 SDATA
GNDPCI 23
26 PCICLK7/12MHz/SELPCI_12#**
VDDPCI 24
25 PCICLK6/SEL_Reset#*
48-SSOP
* Internal Pull-Up Resistor
** Internal Pull-Down Resistor
~ This Output has 1.5X Drive Strength
0731—09/18/02
ADVANCE INFORMATION documents contain information on products in the formative or design phase development. Characteristic data and other specifications are design goals.
ICS reserves the right to change or discontinue these products without notice. Third party brands and names are the property of their respective owners.



No Preview Available !

Integrated
Circuit
Systems, Inc.
ICS952802
Advance Information
General Description
The ICS952802 is a two chip clock solution for desktop designs using SIS 755/760 style chipsets. When used with a zero
delay buffer such as the ICS9179-16 for PC133 or the ICS93735 for DDR applications it provides all the necessary clocks
signals for such a system.
The ICS952802 is part of a whole new line of ICS clock generators and buffers called TCH™ (Timing Control Hub). ICS is the
first to introduce a whole product line which offers full programmability and flexibility on a single clock device. Employing the
use of a serially programmable I2C interface, this device can adjust the output clocks by configuring the frequency setting, the
output divider ratios, selecting the ideal spread percentage, the output skew, the output strength, and enabling/disabling each
individual output clock. TCH also incorporates ICS's Watchdog Timer technology and a reset feature to provide a safe setting
under unstable system conditions. M/N control can configure output frequency with resolution up to 0.1MHz increment.
Block Diagram
X1 XTAL
X2
PLL2
Frequency
Dividers
PD#
CPU_STOP#
PCI_STOP#
FS (4:0)
SEL24_48#
SEL12_48#
SELPCI_12#
Control
Logic
Programmable
Spread
PLL1
Programmable
Frequency
Dividers
STOP
Logic
12_48MHz
24_48MHz
PCI7_12MHZ
REF (2:0)
CPUCLK8T (1:0)
CPUCLK8C (1:0)
AGPCLK (1:0)
PCICLK (8,6:0)
PCICLKF (1:0)
RESET#
0731—09/18/02
2



No Preview Available !

Integrated
Circuit
Systems, Inc.
ICS952802
Advance Information
Pin Description
PIN #
PIN NAME
PIN TYPE
DESCRIPTION
1 VDDREF
2 *FS0/REF0
3 **FS1/REF1
4 **FS2/REF2
5 GNDREF
6 X1
7 X2
8 GNDZ
9 ZCLK0
10 ZCLK1
11 VDDZ
12 *PCI_STOP#/PCICLK8
13 **FS3/PCICLK_F0
14 **FS4/PCICLK_F1
15 VDDPCI
16 GNDPCI
17 PCICLK0
18 PCICLK1
19 PCICLK2
20 PCICLK3
21 PCICLK4
22 PCICLK5
23 GNDPCI
24 VDDPCI
PWR
I/O
I/O
I/O
PWR
IN
OUT
PWR
OUT
OUT
PWR
I/O
I/O
I/O
PWR
PWR
OUT
OUT
OUT
OUT
OUT
OUT
PWR
PWR
Ref, XTAL power supply, nominal 3.3V
Frequency select latch input pin / 14.318 MHz reference clock.
Frequency select latch input pin / 14.318 MHz reference clock.
Frequency select latch input pin / 14.318 MHz reference clock.
Ground pin for the REF outputs.
Crystal input,nominally 14.318MHz.
Crystal output, nominally 14.318MHz.
Ground pin for the ZCLK outputs
3.3V Hyperzip clock output.
3.3V Hyperzip clock output.
Power supply for ZCLK clocks, nominal 3.3V
Stops all PCICLKs besides the PCICLK_F clocks at logic 0 level, when input low. This
input is selected by IIC.
Frequency select latch input pin / 3.3V PCI free running clock output.
Frequency select latch input pin / 3.3V PCI free running clock output.
Power supply for PCI clocks, nominal 3.3V
Ground pin for the PCI outputs
PCI clock output.
PCI clock output.
PCI clock output.
PCI clock output.
PCI clock output.
PCI clock output.
Ground pin for the PCI outputs
Power supply for PCI clocks, nominal 3.3V
25 PCICLK6/SEL_Reset#*
I/O PCI clock output / Latch input pin to select pin 48 function; 0 = Reset#. 1 = CPU_Stop#
26 PCICLK7/12MHz/SELPCI_12#**
I/O
PCICLK/12MHz clock output / Latched select input for PCI/12MHz output. 0 = 12MHz,
1 = PCICLK.
27 SDATA
I/O Data pin for I2C circuitry 5V tolerant
28 GND48
PWR Ground pin for the 48MHz outputs
29 24_48MHz/SEL24_48#*~
I/O
24/48MHz clock output / Latched select input for 24/48MHz output. 0=48MHz, 1 =
24MHz.
30 12_48MHz/SEL12_48#**
I/O
12/48MHz clock output / Latched select input for 24/48MHz output. 0=48MHz, 1 =
12MHz.
31 AVDD48
PWR Power for 24/48MHz outputs and fixed PLL core, nominal 3.3V
32 SCLK
IN Clock pin of I2C circuitry 5V tolerant
33 VDDAGP
PWR Power supply for AGP clocks, nominal 3.3V
34 AGPCLK1
OUT AGP clock output
35 AGPCLK0
OUT AGP clock output
36 GNDAGP
PWR Ground pin for the AGP outputs
Asynchronous active low input pin used to power down the device into a low power
37 PD#*
IN state. The internal clocks are disabled and the VCO and the crystal are stopped. The
latency of the power down will not be greater than 3ms.
38 AVDD
PWR 3.3V Analog Power pin for Core PLL
39 AGND
PWR Analog Ground pin for Core PLL
40 GNDCPU
PWR Ground pin for the CPU outputs
41 CPUCLK8C0
OUT "Complementary" clocks of differential 3.3V push-pull K8 pair.
42 CPUCLK8T0
OUT "True" clocks of differential 3.3V push-pull K8 pair.
43 VDDCPU
PWR Supply for CPU clocks, 3.3V nominal
44 VDDCPU
PWR Supply for CPU clocks, 3.3V nominal
45 CPUCLK8C1
OUT "Complementary" clocks of differential 3.3V push-pull K8 pair.
46 CPUCLK8T1
OUT "True" clocks of differential 3.3V push-pull K8 pair.
47 GNDCPU
PWR Ground pin for the CPU outputs
48 CPU_STOP#/Reset#*
I/O Slectable real time CPU_Stop# (Input) or Reset# (Output)
* Internal Pull-Up Resistor ** Internal Pull-Down Resistor ~ This Output has 1.5X Drive Strength
0731—09/18/02
3



No Preview Available !

Integrated
Circuit
Systems, Inc.
ICS952802
Advance Information
General I2C serial interface information for the ICS952802
How to Write:
Controller (host) sends a start bit.
• Controller (host) sends the write address D2 (H)
• ICS clock will acknowledge
• Controller (host) sends the begining byte location = N
• ICS clock will acknowledge
• Controller (host) sends the data byte count = X
• ICS clock will acknowledge
• Controller (host) starts sending Byte N through
Byte N + X -1
(see Note 2)
• ICS clock will acknowledge each byte one at a time
• Controller (host) sends a Stop bit
How to Read:
• Controller (host) will send start bit.
• Controller (host) sends the write address D2 (H)
• ICS clock will acknowledge
• Controller (host) sends the begining byte
location = N
• ICS clock will acknowledge
• Controller (host) will send a separate start bit.
• Controller (host) sends the read address D3 (H)
• ICS clock will acknowledge
• ICS clock will send the data byte count = X
• ICS clock sends Byte N + X -1
• ICS clock sends Byte 0 through byte X (if X(H)
was written to byte 8).
• Controller (host) will need to acknowledge each
byte
• Controllor (host) will send a not acknowledge bit
• Controller (host) will send a stop bit
Index Block Write Operation
Controller (Host)
T starT bit
ICS (Slave/Receiver)
Slave Address D2(H)
WR WRite
ACK
Beginning Byte = N
ACK
Data Byte Count = X
ACK
Beginning Byte N
ACK
Byte N + X - 1
P stoP bit
ACK
Index Block Read Operation
Controller (Host)
ICS (Slave/Receiver)
T starT bit
Slave Address D2(H)
WR WRite
ACK
Beginning Byte = N
ACK
RT Repeat starT
Slave Address D3(H)
RD ReaD
ACK
ACK
ACK
Data Byte Count = X
Beginning Byte N
N Not acknowledge
P stoP bit
Byte N + X - 1
0731—09/18/02
4



ICS952802 datasheet pdf
Download PDF
ICS952802 pdf
View PDF for Mobile


Related : Start with ICS95280 Part Numbers by
ICS952801 Programmable Timing Control HubTM for K8TM processor ICS952801
Integrated Circuit Systems
ICS952801 pdf
ICS952802 Programmable Timing Control Hu for P4 processor ICS952802
Integrated Circuit Systems
ICS952802 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact