IA188ES Datasheet PDF - InnovASIC


www.Datasheet-PDF.com

IA188ES
InnovASIC

Part Number IA188ES
Description 8-Bit/16-Bit Microcontrollers
Page 30 Pages

IA188ES datasheet pdf
View PDF for PC
IA188ES pdf
View PDF for Mobile


No Preview Available !

IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
November 15, 2011
®
IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
®
IA211050902-19
http://www.innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 1 of 154
1-888-824-4184



No Preview Available !

IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
November 15, 2011
Copyright 2011 by Innovasic Semiconductor, Inc.
Published by Innovasic Semiconductor, Inc.
3737 Princeton Drive NE, Suite 130, Albuquerque, NM 87107
AMD, Am186, and Am188 are trademarks of Advanced Micro Devices, Inc.
MILES™ is a trademark of Innovasic Semiconductor, Inc.
®
IA211050902-19
http://www.innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 2 of 154
1-888-824-4184



No Preview Available !

IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
November 15, 2011
TABLE OF CONTENTS
List of Figures ..................................................................................................................................9
List of Tables .................................................................................................................................10
Conventions ...................................................................................................................................13
Acronyms and Abbreviations ........................................................................................................14
1. Introduction...........................................................................................................................15
1.1 General Description.....................................................................................................15
1.2 Features .......................................................................................................................15
2. Packaging, Pin Descriptions, and Physical Dimensions.......................................................16
2.1 Packages and Pinouts ..................................................................................................16
2.1.1 IA186ES TQFP Package ................................................................................17
2.1.2 IA188ES TQFP Package ................................................................................20
2.1.3 TQFP Physical Dimensions............................................................................23
2.1.4 IA186ES PQFP Package.................................................................................24
2.1.5 IA188ES PQFP Package.................................................................................27
2.1.6 PQFP Physical Dimensions ............................................................................30
2.2 Pin Descriptions ..........................................................................................................31
2.2.1 a19/pio9, a18/pio8, a17/pio7, a16a0Address Bus (synchronous
outputs with tristate) .......................................................................................31
2.2.2 ad15ad8 (IA186ES)Address/Data Bus (level-sensitive
synchronous inouts with tristate) ....................................................................31
2.2.3 ao15ao8 (IA188ES)Address Bus (level-sensitive synchronous
outputs with tristate) .......................................................................................31
2.2.4 ad7ad0Address/Data Bus (level-sensitive synchronous inouts with
2.2.5
2.2.6
2.2.7
tristate) ............................................................................................................31
aleAddress Latch Enable (synchronous output) .........................................32
ardyAsynchronous Ready (level-sensitive asynchronous input)................32
bhe_n/aden_n (IA186ES only)Bus High Enable (synchronous
output with tristate)/Address Enable (input with internal pullup) ..................32
2.2.8 clkoutaClock Output A (synchronous output)............................................33
2.2.9 clkoutbClock Output B (synchronous output)............................................33
2.2.10 cts0_n/enrx0_n/pio21Clear-to-Send 0/Enable-Receive-Request 0
(both are asynchronous inputs).......................................................................33
2.2.11 den_n/ds_n/pio5Data Enable /Data Strobe (both are synchronous
outputs with tristate) .......................................................................................34
2.2.12 drq0/int5/pio12DMA Request 0 (synchronous level-sensitive
input)/Maskable Interrupt Request 5 (asynchronous edge-triggered
input)...............................................................................................................34
2.2.13 drq1/int6/pio13DMA Request 1 (synchronous level-sensitive
input)/Maskable Interrupt Request 6 (asynchronous edge-triggered
input)...............................................................................................................34
®
IA211050902-19
http://www.innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 3 of 154
1-888-824-4184



No Preview Available !

IA186ES/IA188ES
8-Bit/16-Bit Microcontrollers
Data Sheet
November 15, 2011
2.2.14 dt/r_n/pio4Data Transmit or Receive (synchronous output with
tristate) ............................................................................................................34
2.2.15 gndGround ..................................................................................................35
2.2.16 hldaBus Hold Acknowledge (synchronous output)....................................35
2.2.17 int0Maskable Interrupt Request 0 (asynchronous input)............................35
2.2.18 int1/select_nMaskable Interrupt Request 1/Slave Select (both are
asynchronous inputs) ......................................................................................35
2.2.19 int2/inta0_n/pwd/pio31Maskable Interrupt Request 2
(asynchronous input)/Interrupt Acknowledge 0 (synchronous
output)/Pulse Width Demodulator (Schmitt trigger input) .............................36
2.2.20 int3/inta1_n/irqMaskable Interrupt Request 3 (asynchronous
input)/Interrupt Acknowledge 1 (synchronous output)/Interrupt
Acknowledge (synchronous output) ...............................................................36
2.2.21 int4/pio30Maskable Interrupt Request 4 (asynchronous input)..................37
2.2.22 lcs_n/once0_nLower Memory Chip Select (synchronous output
with internal pullup)/ONCE Mode Request (input) .......................................37
2.2.23 mcs0_n/pio14Midrange Memory Chip Select (synchronous output
with internal pullup) .......................................................................................37
2.2.24 mcs2_nmcs1_n (pio24pio 15)Midrange Memory Chip Selects
(synchronous outputs with internal pullup) ....................................................37
2.2.25 mcs3_n/rfsh_n/pio25Midrange Memory Chip Select (synchronous
outputs with internal pullup)/Automatic Refresh (synchronous output) ........38
2.2.26 nmiNonmaskable Interrupt (synchronous edge-sensitive input) ................38
2.2.27 pcs1_npcs0_n (pio17pio16)Peripheral Chip Selects 10
(synchronous outputs).....................................................................................38
2.2.28 pcs2_n/cts1_n/enrx1_n/pio18Peripheral Chip Select 2
(synchronous output)/Clear-to-Send 1 (asynchronous input)/Enable-
Receiver-Request 1 (asynchronous input) ......................................................39
2.2.29 pcs3_n/rts1_n/rtr1_n/pio18Peripheral Chip Select 3 (synchronous
output)/Ready-to-Send 1 (asynchronous output)/Ready-to-Receive 1
(asynchronous input) ......................................................................................39
2.2.30 pcs5_n/A1/pio3Peripheral Chip Select 5 (synchronous
output)/Latched Address Bit [1] (synchronous output) ..................................40
2.2.31 pcs6_n/A2/pio2Peripheral Chip Select 6 (synchronous
output)/Latched Address Bit [2] (synchronous output) ..................................40
2.2.32 pio31pio0Programmable I/O Pins (asynchronous input/output
open-drain)......................................................................................................40
2.2.33 rd_nRead strobe (synchronous output with tristate) ...................................40
2.2.34 res_nReset (asynchronous level-sensitive input)........................................40
2.2.35 rfsh2_n/aden_n (IA188ES only)Refresh 2 (synchronous output
with tristate)/Address Enable (input with internal pullup) .............................41
®
IA211050902-19
http://www.innovasic.com
UNCONTROLLED WHEN PRINTED OR COPIED
Customer Support:
Page 4 of 154
1-888-824-4184




IA188ES datasheet pdf
Download PDF
IA188ES pdf
View PDF for Mobile


Similiar Datasheets : IA188EB IA188EM IA188ES IA188XL

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact