80960JD Datasheet PDF - Intel Corporation


www.Datasheet-PDF.com

80960JD
Intel Corporation

Part Number 80960JD
Description EMBEDDED 32-BIT MICROPROCESSOR
Page 30 Pages

80960JD datasheet pdf
View PDF for PC
80960JD pdf
View PDF for Mobile


No Preview Available !

www.DataSheet4U.com
A
PRELIMINARY
80960JD
EMBEDDED 32-BIT MICROPROCESSOR
s Pin/Code Compatible with all 80960Jx
s High Bandwidth Burst Bus
Processors
— 32-Bit Multiplexed Address/Data
s High-Performance Embedded Architecture
— One Instruction/Clock Execution
— Core Clock Rate is 2x the Bus Clock
— Load/Store Programming Model
— Sixteen 32-Bit Global Registers
— Sixteen 32-Bit Local Registers (8 sets)
— Nine Addressing Modes
— Programmable Memory Configuration
— Selectable 8-, 16-, 32-Bit Bus Widths
— Supports Unaligned Accesses
— Big or Little Endian Byte Ordering
s New Instructions
— Conditional Add, Subtract and Select
— Processor Management
— User/Supervisor Protection Model
s High-Speed Interrupt Controller
s Two-Way Set Associative Instruction Cache — 31 Programmable Priorities
— 80960JD - 4 Kbyte
— Programmable Cache Locking
— Eight Maskable Pins plus NMI
— Up to 240 Vectors in Expanded Mode
Mechanism
s Two On-Chip Timers
s Direct Mapped Data Cache
— Independent 32-Bit Counting
— 80960JD - 2 Kbyte
— Write Through Operation
— Clock Prescaling by 1, 2, 4 or 8
— lnternal Interrupt Sources
s On-Chip Stack Frame Cache
— Seven Register Sets Can Be Saved
— Automatic Allocation on Call/Return
— 0-7 Frames Reserved for High-Priority
Interrupts
s On-Chip Data RAM
— 1 Kbyte Critical Variable Storage
— Single-Cycle Access
s Halt Mode for Low Power
s IEEE 1149.1 (JTAG) Boundary Scan
Compatibility
s Packages
— 132-Lead Pin Grid Array (PGA)
— 132-Lead Plastic Quad Flat Pack (PQFP)
iA80960JD
XXXXXXXXA2
M © 19xx
PIN 1
132
33
A
i960®
iNG80960JD
XXXXXXXXA2
M © 19xx
99
66
Figure 1. 80960JD Microprocessor
Information in this document is provided solely to enable use of Intel products. Intel assumes no liability whatsoever, including infringement of any
patent or copyright, for sale and use of Intel products except as provided in Intel’s Terms and Conditions of Sale for such products. Information
contained herein supersedes previously published specifications on these devices from Intel.
© INTEL CORPORATION, 1995
September 1995
Order Number: 272596-002



No Preview Available !

www.DataSheet4U.com
A
80960JD
80960JD
EMBEDDED 32-BIT MICROPROCESSOR
1.0 PURPOSE ..................................................................................................................................................1
2.0 80960JD OVERVIEW ................................................................................................................................. 1
2.1 80960 Processor Core ........................................................................................................................2
2.2 Burst Bus ............................................................................................................................................2
2.3 Timer Unit ...........................................................................................................................................3
2.4 Priority Interrupt Controller .................................................................................................................3
2.5 Instruction Set Summary ....................................................................................................................3
2.6 Faults and Debugging .........................................................................................................................3
2.7 Low Power Operation .........................................................................................................................4
2.8 Test Features ......................................................................................................................................4
2.9 Memory-Mapped Control Registers ....................................................................................................4
2.10 Data Types and Memory Addressing Modes ....................................................................................4
3.0 PACKAGE INFORMATION ........................................................................................................................6
3.1 Pin Descriptions ..................................................................................................................................6
3.1.1 Functional Pin Definitions ........................................................................................................6
3.1.2 80960Jx 132-Lead PGA Pinout .............................................................................................13
3.1.3 80960Jx PQFP Pinout ...........................................................................................................17
3.2 Package Thermal Specifications ......................................................................................................20
3.3 Thermal Management Accessories ..................................................................................................22
4.0 ELECTRICAL SPECIFICATIONS ............................................................................................................23
4.1 Absolute Maximum Ratings ..............................................................................................................23
4.2 Operating Conditions ........................................................................................................................23
4.3 Connection Recommendations .........................................................................................................24
4.4 DC Specifications .............................................................................................................................24
4.5 AC Specifications ..............................................................................................................................26
4.5.1 AC Test Conditions and Derating Curves ...............................................................................33
4.5.2 AC Timing Waveforms ............................................................................................................34
5.0 BUS FUNCTIONAL WAVEFORMS .........................................................................................................42
6.0 DEVICE IDENTIFICATION .......................................................................................................................56
7.0 REVISION HISTORY ...............................................................................................................................56
PRELIMINARY
ii



No Preview Available !

www.DataSheet4U.com
80960JD
A
FIGURES
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Figure 35.
Figure 36.
80960JD Microprocessor ...........................................................................................................0
80960JD Block Diagram ............................................................................................................2
132-Lead Pin Grid Array Bottom View - Pins Facing Up .......................................................... 13
132-Lead Pin Grid Array Top View - Pins Facing Down ........................................................... 14
132-Lead PQFP - Top View ..................................................................................................... 17
50 MHz Maximum Allowable Ambient Temperature ................................................................ 21
40 MHz Maximum Allowable Ambient Temperature ................................................................ 22
AC Test Load ............................................................................................................................ 33
Output Delay or Hold vs. Load Capacitance ............................................................................ 33
Rise and Fall Time Derating ..................................................................................................... 34
CLKIN Waveform ..................................................................................................................... 34
Output Delay Waveform for TOV1 ............................................................................................. 35
Output Float Waveform for TOF ................................................................................................ 35
Input Setup and Hold Waveform for TIS1 and TIH1 ................................................................... 36
Input Setup and Hold Waveform for TIS2 and TIH2 ................................................................... 36
Input Setup and Hold Waveform for TIS3 and TIH3 ................................................................... 37
Input Setup and Hold Waveform for TIS4 and TIH4 ................................................................... 37
Relative Timings Waveform for TLXL and TLXA ......................................................................... 38
DT/R and DEN Timings Waveform .......................................................................................... 38
TCK Waveform ......................................................................................................................... 39
Input Setup and Hold Waveforms for TBSIS1 and TBSIH1 ......................................................... 39
Output Delay and Output Float Waveform for TBSOV1 and TBSOF1 .......................................... 40
Output Delay and Output Float Waveform for TBSOV2 and TBSOF2 .......................................... 40
Input Setup and Hold Waveform for TBSIS2 and TBSIH2 ........................................................... 41
Non-Burst Read and Write Transactions Without Wait States, 32-Bit Bus ............................... 42
Burst Read and Write Transactions Without Wait States, 32-Bit Bus ...................................... 43
Burst Write Transactions With 2,1,1,1 Wait States, 32-Bit Bus ................................................ 44
Burst Read and Write Transactions Without Wait States, 8-Bit Bus ........................................ 45
Burst Read and Write Transactions With 1, 0 Wait States
and Extra Tr State on Read, 16-Bit Bus ................................................................................... 46
Bus Transactions Generated by Double Word Read Bus Request,
Misaligned One Byte From Quad Word Boundary, 32-Bit Bus, Little Endian ........................... 47
HOLD/HOLDA Waveform For Bus Arbitration .......................................................................... 48
Cold Reset Waveform .............................................................................................................. 49
Warm Reset Waveform ............................................................................................................ 50
Entering the ONCE State ......................................................................................................... 51
Summary of Aligned and Unaligned Accesses (32-Bit Bus) .................................................... 54
Summary of Aligned and Unaligned Accesses (32-Bit Bus) (Continued) ................................ 55
iii PRELIMINARY



No Preview Available !

www.DataSheet4U.com
A
80960JD
TABLES
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
80960Jx Instruction Set ................................................................................................................ 5
Pin Description Nomenclature ...................................................................................................... 6
Pin Description — External Bus Signals ...................................................................................... 7
Pin Description — Processor Control Signals, Test Signals and Power ..................................... 10
Pin Description — Interrupt Unit Signals .................................................................................... 12
132-Lead PGA Pinout — In Signal Order ................................................................................... 15
132-Lead PGA Pinout — In Pin Order ....................................................................................... 16
132-Lead PQFP Pinout — In Signal Order ................................................................................ 18
132-Lead PQFP Pinout — In Pin Order ..................................................................................... 19
132-Lead PGA Package Thermal Characteristics ...................................................................... 20
132-Lead PQFP Package Thermal Characteristics ................................................................... 21
80960JD Operating Conditions .................................................................................................. 23
80960JD DC Characteristics ...................................................................................................... 24
80960JD ICC Characteristics ...................................................................................................... 25
80960JD AC Characteristics (50 MHz) ...................................................................................... 26
Note Definitions for Table 15, 80960JD AC Characteristics (50 MHz) ...................................... 28
80960JD AC Characteristics (40 MHz) ...................................................................................... 28
80960JD AC Characteristics (33 MHz) ...................................................................................... 31
Natural Boundaries for Load and Store Accesses ..................................................................... 52
Summary of Byte Load and Store Accesses .............................................................................. 52
Summary of Short Word Load and Store Accesses ................................................................... 52
Summary of n-Word Load and Store Accesses (n = 1, 2, 3, 4) .................................................. 53
80960JD Die and Stepping Reference ....................................................................................... 56
Data Sheet Version -001 to -002 Revision History ..................................................................... 56
PRELIMINARY
iv




80960JD datasheet pdf
Download PDF
80960JD pdf
View PDF for Mobile


Similiar Datasheets : 80960CA-16 80960CA-25 80960CA-33 80960CF-16 80960CF-16 80960CF-25 80960CF-25 80960CF-30 80960CF-33 80960CF-40 80960HA 80960HD 80960HT 80960JA 80960JD 80960JF 80960KA 80960KB 80960MC 80960SA 80960SB

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact