5P49V5925 Datasheet PDF - Integrated Device Technology

www.Datasheet-PDF.com

5P49V5925
Integrated Device Technology

Part Number 5P49V5925
Description Programmable Clock Generator
Page 27 Pages


5P49V5925 datasheet pdf
View PDF for PC
5P49V5925 pdf
View PDF for Mobile


No Preview Available !

Programmable Clock Generator
5P49V5925
DATASHEET
Description
The 5P49V5925 is a programmable clock generator intended
for high performance consumer, networking, industrial,
computing, and data-communications applications.
Configurations may be stored in on-chip One-Time
Programmable (OTP) memory or changed using I2C
interface. This is IDT’s fifth generation of programmable clock
technology (VersaClock® 5).
The frequencies are generated from a single reference clock.
The reference clock can come from one of the two redundant
clock inputs. A glitchless manual switchover function allows
one of the redundant clocks to be selected during normal
operation.
Two select pins allow up to 4 different configurations to be
programmed and accessible using processor GPIOs or
bootstrapping. The different selections may be used for
different operating modes (full function, partial function, partial
power-down), regional standards (US, Japan, Europe) or
system production margin testing.
The device may be configured to use one of two I2C
addresses to allow multiple devices to be used in a system.
Pin Assignment
CLKIN
CLKINB
XOUT
XIN/REF
VDDA
CLKSEL
1 24
23
22
21
20
19
18
2 17
3
EPAD
16
4
GND
15
5 14
6 13
7 8 9 10 11 12
VDDO2
OUT2
NC
VDDO3
OUT3
NC
Features
Generates up to four independent output frequencies
High performance, low phase noise PLL, <0.7 ps RMS
typical phase jitter on outputs
Four fractional output dividers (FODs)
Independent Spread Spectrum capability on each output
Four banks of internal non-volatile in-system
programmable or factory programmable OTP memory
I2C serial programming interface
Five LVCMOS outputs, including one reference output
I/O Standards:
– Single-ended I/Os: 1.8V to 3.3V LVCMOS
Input frequency ranges:
– LVCMOS Reference Clock Input (XIN/REF) – 1MHz to
200MHz
– LVDS, LVPECL, HCSL Differential Clock Input (CLKIN,
CLKINB) – 1MHz to 200MHz
– Crystal frequency range: 8MHz to 40MHz
Output frequency ranges:
– LVCMOS Clock Outputs – 1MHz to 200MHz
Individually selectable output voltage (1.8V, 2.5V, 3.3V) for
each output
Redundant clock inputs with manual switchover
Programmable loop bandwidth
Programmable slew rate control
Programmable crystal load capacitance
Individual output enable/disable
Power-down mode
1.8V, 2.5V or 3.3V core VDDD, VDDA
Available in 24-pin VFQFPN 4mm x 4mm package
-40° to +85°C industrial temperature operation
24-pin VFQFPN
5P49V5925 NOVEMBER 11, 2016
1
©2016 Integrated Device Technology, Inc.



No Preview Available !

5P49V5925 DATASHEET
Functional Block Diagram
XIN/REF
XOUT
CLKIN
CLKINB
CLKSEL
SD/OE
SEL1/SDA
SEL0/SCL
VDDA
VDDD
OTP
and
Control Logic
Applications
Ethernet switch/router
PCI Express 1.0/2.0/3.0
Broadcast video/audio timing
Multi-function printer
Processor and FPGA clocking
Any-frequency clock conversion
MSAN/DSLAM/PON
Fiber Channel, SAN
Telecom line cards
1 GbE and 10 GbE
PLL
FOD1
FOD2
FOD3
FOD4
PROGRAMMABLE CLOCK GENERATOR
2
VDDO0
OUT0_SEL_I2CB
VDDO1
OUT1
VDDO2
OUT2
VDDO3
OUT3
VDDO4
OUT4
NOVEMBER 11, 2016



No Preview Available !

5P49V5925 DATASHEET
Table 1: Pin Descriptions
Number
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
Name
CLKIN
CLKINB
XOUT
XIN/REF
VDDA
CLKSEL
SD/OE
SEL1/SDA
SEL0/SCL
VDDO4
OUT4
NC
NC
OUT3
VDDO3
NC
OUT2
VDDO2
NC
OUT1
VDDO1
VDDD
Type
Input
Internal
Pull-down
Input
Internal
Pull-down
Input
Input
Power
Input
Internal
Pull-down
Input
Internal
Pull-down
Input
Input
Power
Output
Output
Power
Output
Power
Output
Power
Internal
Pull-down
Internal
Pull-down
Power
Description
Differential clock input. Weak 100kohms internal pull-down.
Complementary differential clock input. Weak 100kohms internal pull-down.
Crystal Oscillator interface output.
Crystal Oscillator interface input, or single-ended LVCMOS clock input. Ensure that
the input voltage is 1.2V max.Refer to the section “Overdriving the XIN/REF
Interface”.
Analog functions power supply pin.Connect to 1.8V to 3.3V. VDDA and VDDD should
have the same voltage applied.
Input clock select. Selects the active input reference source in manual switchover
mode.
0 = XIN/REF, XOUT (default)
1 = CLKIN, CLKINB
CLKSEL Polarity can be changed by I2C programming as shown in Table 4.
Enables/disables the outputs (OE) or powers down the chip (SD). The SH bit
controls the configuration of the SD/OE pin. The SH bit needs to be high for SD/OE
pin to be configured as SD. The SP bit (0x02) controls the polarity of the signal to be
either active HIGH or LOW only when pin is configured as OE (Default is active
LOW.) Weak internal pull down resistor. When configured as SD, device is shut
down and the single-ended LVCMOS outputs are driven low. When configured as
OE, and outputs are disabled, the outputs can be selected to be tri-stated or driven
high/low, depending on the programming bits as shown in the SD/OE Pin Function
Truth table.
Configuration select pin, or I2C SDA input as selected by OUT0_SEL_I2CB. Weak
internal pull down resistor.
Configuration select pin, or I2C SCL input as selected by OUT0_SEL_I2CB. Weak
internal pull down resistor.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT4.
Output Clock 4. Please refer to the Output Drivers section for more details.
No connect.
No connect.
Output Clock 3. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT3.
No connect.
Output Clock 2. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT2.
No connect.
Output Clock 1. Please refer to the Output Drivers section for more details.
Output power supply. Connect to 1.8 to 3.3V. Sets output voltage levels for OUT1.
Digital functions power supply pin. Connect to 1.8 to 3.3V. VDDA and VDDD should
have the same voltage applied.
NOVEMBER 11, 2016
3 PROGRAMMABLE CLOCK GENERATOR



No Preview Available !

5P49V5925 DATASHEET
Number
23
Name
VDDO0
Type
Power
24
OUT0_SEL_I2CB
Input/
Output
Internal
Pull-down
ePAD
GND
GND
Description
Power supply pin for OUT0_SEL_I2CB. Connect to 1.8 to 3.3V. Sets output voltage
levels for OUT0.
Latched input/LVCMOS Output. At power up, the voltage at the pin
OUT0_SEL_I2CB is latched by the part and used to select the state of pins 8 and 9.
If a weak pull up (10kohms) is placed on OUT0_SEL_I2CB, pins 8 and 9 will be
configured as hardware select pins, SEL1 and SEL0. If a weak pull down (10Kohms)
is placed on OUT0_SEL_I2CB or it is left floating, pins 8 and 9 will act as the SDA
and SCL pins of an I2C interface. After power up, the pin acts as a LVCMOS
reference output.
Connect to ground pad.
PROGRAMMABLE CLOCK GENERATOR
4
NOVEMBER 11, 2016



5P49V5925 datasheet pdf
Download PDF
5P49V5925 pdf
View PDF for Mobile


Related : Start with 5P49V592 Part Numbers by
5P49V5923 Programmable Clock Generator 5P49V5923
Integrated Device Technology
5P49V5923 pdf
5P49V5925 Programmable Clock Generator 5P49V5925
Integrated Device Technology
5P49V5925 pdf
5P49V5927 Programmable Clock Generator 5P49V5927
Integrated Device Technology
5P49V5927 pdf
5P49V5929 Programmable Clock Generator 5P49V5929
Integrated Device Technology
5P49V5929 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact