4073B Datasheet PDF - NXP


www.Datasheet-PDF.com

4073B
NXP

Part Number 4073B
Description Triple 3-input AND gate
Page 3 Pages

4073B datasheet pdf
View PDF for PC
4073B pdf
View PDF for Mobile


No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4073B
gates
Triple 3-input AND gate
Product specification
File under Integrated Circuits, IC04
January 1995



No Preview Available !

Philips Semiconductors
Triple 3-input AND gate
DESCRIPTION
The HEF4073B provides the positive triple 3-input AND
function. The outputs are fully buffered for highest noise
immunity and pattern insensitivity of output impedance.
Product specification
HEF4073B
gates
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
HEF4073BP(N): 14-lead DIL; plastic
(SOT27-1)
HEF4073BD(F): 14-lead DIL; ceramic (cerdip)
(SOT73)
HEF4073BT(D): 14-lead SO; plastic
(SOT108-1)
( ): Package Designator North America
Fig.3 Logic diagram (one gate).
FAMILY DATA, IDD LIMITS category GATES
See Family Specifications
January 1995
2



No Preview Available !

Philips Semiconductors
Triple 3-input AND gate
Product specification
HEF4073B
gates
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times 20 ns
VDD
V
SYMBOL
TYP. MAX.
TYPICAL EXTRAPOLATION
FORMULA
Propagation delays
In On
HIGH to LOW
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
5
10 tPHL
15
5
10 tPLH
15
5
10 tTHL
15
5
10 tTLH
15
55 110 ns 23 ns + (0,55 ns/pF) CL
25 50 ns 14 ns + (0,23 ns/pF) CL
20 40 ns 12 ns + (0,16 ns/pF) CL
45 90 ns 13 ns + (0,55 ns/pF) CL
20
40 ns
9 ns + (0,23 ns/pF) CL
15
30 ns
7 ns + (0,16 ns/pF) CL
60 120 ns 10 ns + (1,0 ns/pF) CL
30
60 ns
9 ns + (0,42 ns/pF) CL
20
40 ns
6 ns + (0,28 ns/pF) CL
60 120 ns 10 ns + (1,0 ns/pF) CL
30
60 ns
9 ns + (0,42 ns/pF) CL
20
40 ns
6 ns + (0,28 ns/pF) CL
Dynamic power
dissipation per
package (P)
VDD
V
TYPICAL FORMULA FOR P (µW)
5
600 fi + ∑ (foCL) × VDD2
where
10
2700 fi + ∑ (foCL) × VDD2
fi = input freq. (MHz)
15
8400 fi + ∑ (foCL) × VDD2
fo = output freq. (MHz)
CL = load capacitance (pF)
(foCL) = sum of outputs
VDD = supply voltage (V)
January 1995
3




4073B datasheet pdf
Download PDF
4073B pdf
View PDF for Mobile


Similiar Datasheets : 4071B 4071B 4072B 4073B 4073B 4075B 4076B 4077B 407DCR2R3SVT

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Privacy Policy + Contact