4027 Datasheet PDF - NXP

www.Datasheet-PDF.com

4027
NXP

Part Number 4027
Description Dual JK flip-flop
Page 5 Pages


4027 datasheet pdf
Download PDF
4027 pdf
View PDF for Mobile


No Preview Available !

INTEGRATED CIRCUITS
DATA SHEET
For a complete data sheet, please also download:
The IC04 LOCMOS HE4000B Logic
Family Specifications HEF, HEC
The IC04 LOCMOS HE4000B Logic
Package Outlines/Information HEF, HEC
HEF4027B
flip-flops
Dual JK flip-flop
Product specification
File under Integrated Circuits, IC04
January 1995



No Preview Available !

Philips Semiconductors
Dual JK flip-flop
Product specification
HEF4027B
flip-flops
DESCRIPTION
The HEF4027B is a dual JK flip-flop which is
edge-triggered and features independent set direct
(SD), clear direct (CD), clock (CP) inputs and outputs
(O,O). Data is accepted when CP is LOW, and transferred
to the output on the positive-going edge of the clock. The
active HIGH asynchronous clear-direct (CD) and set-direct
(SD) are independent and override the J, K, and CP inputs.
The outputs are buffered for best system performance.
Schmitt-trigger action in the clock input makes the circuit
highly tolerant to slower clock rise and fall times.
FUNCTION TABLES
INPUTS
SD CD CP J
H LXX
L HXX
H HXX
K
X
X
X
OUTPUTS
OO
HL
LH
HH
INPUTS
OUTPUTS
SD CD CP J K On + 1
On + 1
LL
LL
no change
LL
HL
H
L
LL
LH
L
H
LL
HH
On
On
Notes
1. H = HIGH state (the more positive voltage)
L = LOW state (the less positive voltage)
X = state is immaterial
= positive-going transition
On + 1 = state after clock positive transition
PINNING
J,K synchronous inputs
CP clock input (L to H edge-triggered)
SD asynchronous set-direct input (active HIGH)
CD asynchronous clear-direct input (active HIGH)
O true output
O complement output
Fig.1 Functional diagram.
Fig.2 Pinning diagram.
HEF4027BP(N): 16-lead DIL; plastic (SOT38-1)
HEF4027BD(F): 16-lead DIL; ceramic (cerdip) (SOT74)
HEF4027BT(D): 16-lead SO; plastic (SOT109-1)
( ): Package Designator North America
FAMILY DATA, IDD LIMITS category FLIP-FLOPS
See Family Specifications
January 1995
2



No Preview Available !

Philips Semiconductors
Dual JK flip-flop
Product specification
HEF4027B
flip-flops
Fig.3 Logic diagram (one flip-flop).
AC CHARACTERISTICS
VSS = 0 V; Tamb = 25 °C; CL = 50 pF; input transition times 20 ns
VDD
V
SYMBOL MIN. TYP.
Propagation delays
CP O, O
HIGH to LOW
LOW to HIGH
SD O
LOW to HIGH
CD O
HIGH to LOW
SD O
HIGH to LOW
5
10 tPHL
15
5
10 tPLH
15
5
10 tPLH
15
5
10 tPHL
15
5
10 tPHL
15
105
40
30
85
35
30
70
30
25
120
45
35
140
55
40
MAX.
210 ns
80 ns
60 ns
170 ns
70 ns
60 ns
140 ns
60 ns
50 ns
240 ns
90 ns
70 ns
280 ns
110 ns
80 ns
TYPICAL EXTRAPOLATION
FORMULA
78 ns + (0,55 ns/pF) CL
29 ns + (0,23 ns/pF) CL
22 ns + (0,16 ns/pF) CL
58 ns + (0,55 ns/pF) CL
27 ns + (0,23 ns/pF) CL
22 ns + (0,16 ns/pF) CL
43 ns + (0,55 ns/pF) CL
19 ns + (0,23 ns/pF) CL
17 ns + (0,16 ns/pF) CL
93 ns + (0,55 ns/pF) CL
33 ns + (0,23 ns/pF) CL
27 ns + (0,16 ns/pF) CL
113 ns + (0,55 ns/pF) CL
44 ns + (0,23 ns/pF) CL
32 ns + (0,16 ns/pF) CL
January 1995
3



No Preview Available !

Philips Semiconductors
Dual JK flip-flop
Product specification
HEF4027B
flip-flops
CD O
LOW to HIGH
Output transition times
HIGH to LOW
LOW to HIGH
Set-up time
J,K CP
Hold time
J,K CP
Minimum clock
pulse width; LOW
Minimum SD, CD
pulse width; HIGH
Recovery time
for SD, CD
Maximum clock
pulse frequency
J = K = HIGH
VDD
V
SYMBOL MIN. TYP. MAX.
TYPICAL EXTRAPOLATION
FORMULA
5
10 tPLH
15
5
10 tTHL
15
5
10 tTLH
15
5
75 150 ns
35 70 ns
25 50 ns
60 120 ns
30 60 ns
20 40 ns
60 120 ns
30 60 ns
20 40 ns
50 25
ns
48 ns + (0,55 ns/pF) CL
24 ns + (0,23 ns/pF) CL
17 ns + (0,16 ns/pF) CL
10 ns + (1,0 ns/pF) CL
9 ns + (0,42 ns/pF) CL
6 ns + (0,28 ns/pF) CL
10 ns + (1,0 ns/pF) CL
9 ns + (0,42 ns/pF) CL
6 ns + (0,28 ns/pF) CL
10 tsu
15
30 10
20 5
ns
ns
5
25 0
ns
10 thold
15
20 0
15 5
ns
ns
5
10 tWCPL
15
80 40
30 15
24 12
ns
ns
see also waveforms
Figs 4 and 5
ns
5 90 45
10
tWSDH,
tWCDH
40
20
15 30 15
ns
ns
ns
5
10
tRSD,
tRCD
15
20 15
15 10
10 5
ns
ns
ns
5
10 fmax
15
48
12 25
15 30
MHz
MHz
MHz
see also waveforms
Fig.4
VDD
V
TYPICAL FORMULA FOR P (µW)
Dynamic power
dissipation per
package (P)
5
10
15
900 fi + ∑ (foCL) × VDD2
4 500 fi + ∑ (foCL) × VDD2
13 200 fi + ∑ (foCL) × VDD2
where
fi = input freq. (MHz)
fo = output freq. (MHz)
CL = load capacitance (pF)
(foCL) = sum of outputs
VDD = supply voltage (V)
January 1995
4



4027 datasheet pdf
Download PDF
4027 pdf
View PDF for Mobile


Related : Start with 402 Part Numbers by
4020 High Voltage Capacitors Monolithic Ceramic Type 4020
Semtech
4020 pdf
4021 Multiple Transistors 4021
ETC
4021 pdf
40220 Toroidal Surface Mount Inductors 40220
C&D Technologies
40220 pdf
40221 Toroidal Surface Mount Inductors 40221
C&D Technologies
40221 pdf
40237 NPN Transistors 40237
National
40237 pdf
40237 UHF Amplifiers 40237
Semicoa
40237 pdf
40237 Silicon Transistors 40237
Advanced
40237 pdf
40244 NPN Transistors 40244
National Semiconductor
40244 pdf

Index :   0   1   2   3   4   5   6   7   8   9   A   B   C   D   E   F   G   H   I   J   K   L   M   N   O   P   Q   R   S   T   U   V   W   X   Y   Z   

This is a individually operated, non profit site. If this site is good enough to show, please introduce this site to others.
Since 2010   ::   HOME   ::   Contact